| поискавой системы для электроныых деталей |
|
APEX20KC датащи(PDF) 8 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
APEX20KC датащи(HTML) 8 Page - Altera Corporation |
|
8 / 90 page ![]() 8 Altera Corporation APEX 20KC Programmable Logic Device Data Sheet The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs allows APEX 20KC devices to implement multiple wide memory blocks for high-density designs. The ESB’s high speed ensures it can implement small memory blocks without any speed penalty. Additionally, designers can use the ESBs to create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20KC device. Figure 1. APEX 20KC Device Block Diagram APEX 20KC devices provide four dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals, which use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20KC devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. LUT LUT LUT LUT LUT Memory Memory Memory Memory IOE IOE IOE IOE IOE IOE IOE IOE LUT LUT Memory Memory IOE IOE Product Term Product Term LUT LUT Memory Memory IOE IOE Product Term Product Term Product Term Product Term Product Term Product Term FastTrack Interconnect Clock Management Circuitry IOEs support PCI, GTL+, SSTL-3, LVDS, and other standards. ClockLock Four-input LUT for data path and DSP functions. Product-term integration for high-speed control logic and state machines. Flexible integration of embedded memory, including CAM, RAM, ROM, FIFO, and other memory functions. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |