MPF0900AMMA2ES datasheet(100/205 Pages) NXP

100 / 205 page

NXP Semiconductors

PF09

Nine-channel power management IC with advanced system safety monitoring

All parameters are specified at TA = -40 °C to 125 °C, VSW1IN = VIN = UVDET to 5.5 V, VSW1FB = 3.3 V, ISW1 = 1 A, typical

external component values, fSW = 2.5 MHz, unless otherwise noted. Typical values are characterized at VSW1IN = 5.0 V,

VSW1FB = 3.3 V, ISW1 = 1000 mA, and Ta = 25 °C, unless otherwise noted.

Symbol

Description

Min

Typ

Max

Unit

ηSW1_PWM4

PWM efficiency at 40 % load

• VSW1IN = 5.0 V

• VSW1FB = 0.8 V

• fSW1 = 2.5 MHz

• TA = 25 °C

–

81.5

–

tDB_SW1

Dead-band time

–

tLXSR1_SW1

Switching node slew time

–

2.5

–

VLOTR1_SW1

Transient load regulation (single phase)

• 0.5 V ≤ VSW1FB ≤ 1.35 V

• ISTEP = 200 mA to 1.0 A, di/dt = 2.0 A/μs

• fSW = 2.5 MHz , COUT = 44 μF, LOUT = 0.47 μH

• VIN = 5.0 V

-25

–

VLOTR2_SW1

Transient load regulation (single phase)

• 1.5 V ≤ VSW1FB ≤ 3.3 V

• ISTEP = 200 mA to 1.0 A, di/dt = 2.0 A/μs

• fSW = 2.5 MHz, COUT = 44 μF, LOUT = 0.47 μH

• VIN = 5.0 V

-3

–

tPFM2PWM_SW1 PFM to PWM transition time

–

µs

IQPFM_SW1

SW1 regulator quiescent current

• PFM mode output not switching

• Max IQ at TA = 85 °C

–

µA

RDS25_SW1HS

High-side FET RDSON [2]

• TJ = 25 °C

• Including bond-wire and package resistance

–

mΩ

RDS125_SW1HS

High-side FET RDSON[2]

• TJ = 125 °C

• Including bond-wire and package resistance

–

mΩ

RDS25_SW1LS

Low-side FET RDSON [3]

• TJ = 25 °C

• Including bond-wire and package resistance

–

mΩ

RDS125_SW1LS

Low-side FET RDSON [3]

• TJ = 125 °C

• Including bond-wire and package resistance

–

mΩ

RDIS_SW1

Discharge resistance

• Regulator disabled and ramp completed

100

VSW1IN_LS

Operating input range in load switch mode

–

3.3

3.5

ILIM_LS_SW1 Load switch current limit

3.6

–

5.4

TON_LS_SW1 Load switch turn-on time

–

2000

µs

tOCP_LS_SW1

Load switch OCP deglitch time

500

–

µs

Table 124. SW1 electrical characteristics...continued

[1]

UVDET represents the minimum functional level for the PF09; VSW1IN must meet the minimum headroom to ensure proper output voltage regulation.

PF09

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 16 December 2025

Document feedback

100 / 205

MPF0900AMMA2ES датащи(PDF) 100 Page - NXP Semiconductors

MPF0900AMMA2ES датащи(HTML) 100 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL