MPF0900AMMA2ES datasheet(23/205 Pages) NXP

23 / 205 page

NXP Semiconductors

PF09

Nine-channel power management IC with advanced system safety monitoring

When the device transitions from the RUN to the STANDBY state, the system will trigger a PWRDN_I interrupt.

The PWRDN_I event will assert the INTB pin only if the PWRDN_M = 0 (interrupt un-masked). By default, the

PWRDN_M bit is masked upon power up.

11.2.9 Power-down sequence

Three types of events may lead to the power-down sequence.

• Non-faulty or requested turn-off event

• Turn-off events due to a PMIC fault

• Reset event

During the power-down sequence, the system regulators are disabled as described in the power-down

sequencing section.

11.2.9.1 TURNOFF state

Non-faulty turn-off events move directly into the corresponding low-power state as soon as the power-down

sequence is finalized.

If the VAON is set to operate as an always-on regulator, the VAON output will remain enabled during the turn-

off event and into the low-power modes. If the VAON is set as a system regulator, the VAON regulator will be

disabled as defined in the power-down sequence.

All other system regulators will be disabled as defined in the power-down sequence.

11.2.9.2 FAULT state

Turn-off events due to a PMIC fault will move into the Fail-safe transition as soon as the power down sequence

is finalized.

If the VAON is set as an always-on regulator, the VAON output will remain enabled during a fault event

transitioning through the Fail-safe transition. If the VAON is set as a system regulator, the VAON output will be

disabled as defined in the power-down sequence.

All other system regulators are disabled as defined in the power-down sequence.

11.2.9.3 RESET state

A RESET state is provided to allow the system to refresh the configuration without looping through a full power

cycle.

During a reset event, the system can decide whether the VAON supply remains enabled, to maintain the

always-on domain or turn off to generate a full system reset condition.

When a reset event has occurred, the device turns off the system regulators as defined by the power-down

sequence, and it will power back up without the need of a new power-on event.

11.2.10 Fail-safe transition

During the Fail-safe transition, the VAON remains enabled if it is configured as an always-on regulator. All

system regulators will remain disabled until the next power-up sequence.

The state machine provides a Fail-safe counter (FS_CNT[3:0]) to prevent a non-recoverable cyclic failure from

happening.

PF09

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 16 December 2025

Document feedback

23 / 205

MPF0900AMMA2ES датащи(PDF) 23 Page - NXP Semiconductors

MPF0900AMMA2ES датащи(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL