MSP430 datasheet(33/96 Pages) TI2

33 / 96 page

MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233

MSP430G2403, MSP430G2303, MSP430G2203

www.ti.com

SLAS734G – APRIL 2011 – REVISED APRIL 2016

Submit Documentation Feedback

Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303

MSP430G2203

Specifications

(1)

The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, CI, is also the

dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the

recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2)

The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced

accuracy requirements.

(3)

Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply

current IREFB. The current consumption can be limited to the sample and conversion period with REBURST = 1.

(4)

The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced

accuracy requirements.

(5)

The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with

reduced accuracy requirements.

5.31 10-Bit ADC, External Reference

(1) (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

VEREF+

Positive external reference input

voltage range (2)

VEREF+ > VEREF–,

SREF1 = 1, SREF0 = 0

1.4

VCC

VEREF–

≤ VEREF+ ≤ VCC – 0.15 V,

SREF1 = 1, SREF0 = 1 (3)

1.4

VEREF–

Negative external reference input

voltage range (4)

VEREF+ > VEREF–

1.2

ΔVEREF

Differential external reference input

voltage range,

ΔVEREF = VEREF+ – VEREF–

VEREF+ > VEREF– (5)

1.4

VCC

IVEREF+

Static input current into VEREF+

0 V

≤ VEREF+ ≤ VCC,

SREF1 = 1, SREF0 = 0

3 V

±1

µA

0 V

≤ VEREF+ ≤ VCC – 0.15 V ≤ 3 V,

SREF1 = 1, SREF0 = 1 (3)

3 V

IVEREF–

Static input current into VEREF–

0 V

≤ VEREF– ≤ VCC

3 V

±1

µA

(1)

The condition is that the error in a conversion started after tADC10ON is less than ±0.5 LSB. The reference and input signal are already

settled.

5.32 10-Bit ADC, Timing Parameters (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

fADC10CLK

ADC10 input clock

frequency

For specified performance of

ADC10 linearity parameters

ADC10SR = 0

3 V

0.45

6.3

MHz

ADC10SR = 1

0.45

1.5

fADC10OSC

ADC10 built-in

oscillator frequency

ADC10DIVx = 0, ADC10SSELx = 0,

fADC10CLK = fADC10OSC

3 V

3.7

6.3

MHz

tCONVERT

Conversion time

ADC10 built-in oscillator, ADC10SSELx = 0,

fADC10CLK = fADC10OSC

3 V

2.06

3.51

µs

fADC10CLK from ACLK, MCLK, or SMCLK:

ADC10SSELx

≠ 0

13 ×

ADC10DIV ×

1 / fADC10CLK

tADC10ON

Turnon settling time

of the ADC

(1)

100

5.33 10-Bit ADC, Linearity Parameters (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

Integral linearity error

3 V

±1

LSB

Differential linearity error

3 V

±1

LSB

Offset error

Source impedance RS < 100 Ω

3 V

±1

LSB

Gain error

3 V

±1.1

±2

LSB

Total unadjusted error

3 V

±2

±5

LSB

MSP430 датащи(PDF) 33 Page - Texas Instruments

MSP430 датащи(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL