поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMPR4937 датащи(PDF) 97 Page - Toshiba Semiconductor

номер детали TMPR4937
подробное описание детали  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 датащи(HTML) 97 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 93Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 94Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 95Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 96Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 97Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 98Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 99Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 100Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 101Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 552 page
background image
Chapter 6 Clocks
6-3
Table 6.1.1 TX4937 Clock Signals (2/2)
Clock
Input/Output
Description
Related
Configuration Signals
(Refer to Section
3.2.)
Related Registers
(Refer to Chapters 5
and 10.)
PCICLK[5:0]
Output
Clock supplied to devices on the PCI bus.
The PCICLKEN bit of the PCFG register can
disable the output of PCICLK.
The frequency depends on boot configuration
signals ADDR[11:10] or the PCIDIVMODE field of
the CCFG register.
Initial Value of PCIDIVMODE[0] is 0.
CCFG_PCIDIVMODE[2:0]
=001: CPUCLK divided by 4
=011: CPUCLK divided by 4.5
=101: CPUCLK divided by 5
=111: CPUCLK divided by 5.5
=000: CPUCLK divided by 8
=010: CPUCLK divided by 9
=100: CPUCLK divided by 10
=110: CPUCLK divided by 11
Note: PCICLK[5:0] can supply clock pulses at 66
or 33 MHz when the CPUCLK frequency is
set to 300.
The setting is: 011, 010
ADDR[11:10]
CCFG.PCIDIVMODE
PCFG.PCICLKEN[5:0]
PCICLKIN
Input
PCI bus clock. The built-in PCI controller of the
TX4937 operates with this clock.
Note: To achieve an accurate phase match with
the external clock, PCICLK[5:0] or the PCI
clock output from another PCI device must
be supplied to PCICLKIN.
PCICLKO
Internal signal Clock supplied to the PCI controller. PCICLKO is
generated by PLL2 based on PCICLKIN.
PCICLKO has the same frequency and phase as
those of PCICLKIN (input pin).
EEPROM_SK Output
Clock for serial EEPROM used to initially set the
PIC configuration.
SCLK
Input
Input clock for SIO. SCLK is shared by SIO0 and
SIO1.
TCLK
Input
Input clock for timers. TCLK is shared by TMR0,
TMR1, and TMR2.
BITCLK
Input
Input clock for the AC-link controller.
The pin is shared with the PIO[2] signal.
ADDR[9]
TCK
Input
Input clock for JTAG.
DCLK
Output
Clock output for the real-time debugging system.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com