поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8280 датащи(PDF) 215 Page - Freescale Semiconductor, Inc

номер детали MPC8280
подробное описание детали  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 215 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 211Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 212Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 213Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 214Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 215Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 216Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 217Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 218Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 219Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 1386 page
background image
System Interface Unit (SIU)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
4-43
4.3.2.13
Local Bus Transfer Error Status and Control Register 2 (L_TESCR2)
The local bus transfer error status and control register 2 (L_TESCR2) is shown in Figure 4-34.
Table 4-18 describes L_TESCR2 fields.
4.3.2.14
Time Counter Status and Control Register (TMCNTSC)
The time counter status and control register (TMCNTSC), shown in Figure 4-35, is used to enable the
different TMCNT functions and for reporting the source of the interrupts. The register can be read at any
time. Status bits are cleared by writing ones; writing zeros does not affect the value of a status bit.
18–19
—
Reserved, should be cleared.
20
DER
Data error. Set when a core machine check is asserted due to parity errors in the local bus.
21–31
—
Reserved, should be cleared.
0
11
12
15
Field
—
PB
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x1004C
16
27
28
31
Field
BNK
—
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x1004E
Note: all bits are status bits and are cleared by writing 1s.
Figure 4-34. Local Bus Transfer Error Status and Control Register 2 (L_TESCR2)
Table 4-18. L_TESCR2 Field Descriptions
Bits
Name
Description
0–11
—
Reserved, should be cleared.
12–15
PB
Parity error on byte. There are four parity error status bits, one per 8-bit lane. A bit is set for the byte
that had a parity error.
16–27
BNK
Memory controller bank. There are twelve error status bits, one per memory controller bank. A bit is
set for the local bus memory controller bank that had an error. Note that BNK is invalid if the error
was not caused by ECC or PARITY checks.
28–31
—
Reserved, should be cleared.
Table 4-17. L_TESCR1 Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com