| поискавой системы для электроныых деталей |
|
MPC8280 датащи(PDF) 100 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 датащи(HTML) 100 Page - Freescale Semiconductor, Inc |
|
100 / 1386 page ![]() Overview MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 1-6 Freescale Semiconductor Figure 1-1. MPC8280 Block Diagram Both the system core and the CPM have an internal PLL, which allows independent optimization of the frequencies at which they run. The system core and CPM are both connected to the 60x bus. 1.2.1 G2_LE Core The G2_LE core is derived from the MPC603e microprocessor with power management modifications. The core is a high-performance low-power implementation of the family of reduced instruction set computer (RISC) microprocessors. The G2_LE core implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits. The G2_LE cache provides snooping to ensure data coherency with other masters. This helps ensure coherency between the CPM and system core. The core includes 16 Kbytes of instruction cache and 16 Kbytes of data cache. It has a 64-bit split-transaction external data bus, which is connected directly to the external MPC8280 pins. 16 Kbytes G2_LE Core I-Cache I-MMU 16 Kbytes D-Cache D-MMU Communication Processor Module (CPM) Timers Parallel I/O Baud Rate Generators 32 KB 32-bit RISC Microcontroller and Program ROM Serial DMAs 4 Virtual IDMAs 60x-to-PCI Bridge Bridge Memory Controller Clock Counter System Functions System Interface Unit (SIU) Local Bus 32 bits, up to 100 MHz PCI Bus 32 bits, up to 66 MHz or MCC11 MCC2 FCC1 FCC2 FCC3 SCC1 SCC2 SCC3 SCC4/ SMC1 SMC2 SPI I2C Serial Interface2 3 MII or RMII 2 UTOPIA Ports3 Ports 60x Bus Microcode IMA1 Data Interrupt Controller Time Slot Assigner TC Layer Hardware1 8 TDM Ports2 Non-Multiplexed I/O 60x-to-Local Bus Interface Unit 32 KB Instruction Notes: 1 MPC8280 only (not on MPC8270, the VR package, nor the ZQ package) 2 MPC8280 has 2 serial interface (SI) blocks and 8 TDM ports. MPC8270 and the VR and ZQ packages have only 1 SI block and 4 TDM ports (TDM2[A–D]). 3 MPC8280, MPC8275VR, MPC8275ZQ only (not on MPC8270, MPC8270VR, nor MPC8270ZQ) RAM RAM USB |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |