поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56366P датащи(PDF) 78 Page - Freescale Semiconductor, Inc

номер детали DSP56366P
подробное описание детали  24-Bit Audio Digital Signal Processor
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56366P датащи(HTML) 78 Page - Freescale Semiconductor, Inc

Back Button DSP56366P Datasheet HTML 74Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 75Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 76Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 77Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 78Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 79Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 80Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 81Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 82Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 110 page
background image
DSP56366 Technical Data, Rev. 3.1
3-52
Freescale Semiconductor
3.13.1
Programming the Serial Clock
The programmed serial clock cycle, TI2CCP, is specified by the value of the HDM[7:0] and HRS bits of the
HCKR (SHI clock control register).
The expression for TI2CCP is
where
HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight
prescaler is operational. When HRS is set, the prescaler is bypassed.
HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256
(HDM[7:0] = $00 to $FF) may be selected.
In I2C mode, the user may select a value for the programmed serial clock cycle from
to
The programmed serial clock cycle (TI2CCP), SCL rise time (TR), and the filters selected should be chosen
in order to achieve the desired SCL serial clock cycle (TSCL), as shown in Table 3-21.
EXAMPLE:
For DSP clock frequency of 120 MHz (i.e. TC = 8.33ns), operating in a standard mode I2C environment
(FSCL = 100 kHz (i.e. TSCL = 10μs), TR = 1000ns), with wide filters enabled:
Choosing HRS = 0 gives
Thus the HDM[7:0] value should be programmed to $41 (=65).
Table 3-21 SCL Serial Clock Cycle (TSCL) generated as Master
Filters bypassed
TI2CCP + 2.5 × TC + 45ns + TR
Narrow filters enabled
TI2CCP + 2.5 × TC + 135ns + TR
Wide filters enabled
TI2CCP + 2.5 × TC + 223ns + TR
T
I
2CCP
T
[
C
2
×
HDM 7:0
[]
(
1
)
71 HRS
() 1
+
×
()
×
+
×]
=
6TC if
×
HDM 7:0
[]
02 and HRS
$
1
==
4096 TC if
×
HDM 7:0
[]
FF and HRS
$
0
==
T
I
2CCP
10
μs 2.5 8.33ns
×
223ns 1000ns
8756ns
==
HDM 7:0
[]
8756ns 2
(
8.33ns
×
8
) 1
64.67
=
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com