поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56366P датащи(PDF) 58 Page - Freescale Semiconductor, Inc

номер детали DSP56366P
подробное описание детали  24-Bit Audio Digital Signal Processor
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56366P датащи(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button DSP56366P Datasheet HTML 54Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 55Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 56Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 57Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 58Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 59Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 60Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 61Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 110 page
background image
DSP56366 Technical Data, Rev. 3.1
3-32
Freescale Semiconductor
184
WR assertion to CAS deassertion
tCWL
14.25
× T
C − 4.3
114.4
ns
185
Data valid to CAS assertion (write)
tDS
8.75
× T
C − 4.0
68.9
ns
186
CAS assertion to data not valid (write)
tDH
6.25
× T
C − 4.0
48.1
ns
187
RAS assertion to data not valid (write)
tDHR
9.75
× T
C − 4.0
77.2
ns
188
WR assertion to CAS assertion
tWCS
9.5
× T
C − 4.3
74.9
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× T
C − 4.0
8.5
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
4.75
× T
C − 4.0
35.6
ns
191
RD assertion to RAS deassertion
tROH
15.5
× T
C − 4.0
125.2
ns
192
RD assertion to data valid
tGA
14
× T
C − 5.7
111.0
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C − 0.3
5.9
ns
195
WR deassertion to data high impedance
0.25
× T
C
—2.1
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com