DSP56366P datasheet(32/110 Pages) FREESCALE

32 / 110 page

DSP56366 Technical Data, Rev. 3.1

3-6

Freescale Semiconductor

3.8

Phase Lock Loop (PLL) Characteristics

3.9

Reset, Stop, Mode Select, and Interrupt Timing

EXTAL cycle time2

• With PLL disabled

• With PLL enabled

ETC

8.33 ns

∞

273.1

μs

Instruction cycle time = ICYC = TC

4, 2

• With PLL disabled

• With PLL enabled

ICYC

16.66 ns

8.33 ns

∞

8.53

μs

1 Measured at 50% of the input transition.

2 The maximum value for PLL enabled is given for minimum V

CO and maximum MF.

3 The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time

required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock

frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time

requirements are met.

4 The maximum value for PLL enabled is given for minimum VCO and maximum DF.

Table 3-6 PLL Characteristics

Characteristics

Min

Max

Unit

VCO frequency when PLL enabled (MF × Ef × 2/PDF)

240

MHz

PLL external capacitor (PCAP pin to VCCP) (CPCAP)

•

@ MF

≤ 4

• @ MF > 4

1 CPCAP is the value of the PLL capacitor (connected between the PCAP pin and VCCP). The recommended value in pF

for CPCAP can be computed from one of the following equations:

(MF x 680)-120, for MF ≤ 4 or MF x 1100, for MF > 4.

(MF

× 580) − 100

× 830

(MF

× 780) − 140

× 1470

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1

No.

Characteristics

Expression

Min

Max

Unit

Delay from RESET assertion to all pins at reset value2

—

26.0

Required RESET duration3

• Power on, external clock generator, PLL disabled

• Power on, external clock generator, PLL enabled

• During normal operation

× ET

1000

× ET

2.5

× T

416.7

8.3

20.8

—

μs

Delay from asynchronous RESET deassertion to first

external address output (internal reset deassertion)4

•Minimum

• Maximum

3.25

× T

C + 2.0

20.25 TC + 7.50

29.1

—

176.2

Mode select setup time

30.0

—

Table 3-5 Clock Operation (continued)

No.

Characteristics

Symbol

Min

Max

DSP56366P датащи(PDF) 32 Page - Freescale Semiconductor, Inc

DSP56366P датащи(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL