поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM62A7 датащи(PDF) 198 Page - Texas Instruments

номер детали AM62A7
подробное описание детали  AM62Ax Sitara™ Processors
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

AM62A7 датащи(HTML) 198 Page - Texas Instruments

Back Button AM62A7 Datasheet HTML 194Page - Texas Instruments AM62A7 Datasheet HTML 195Page - Texas Instruments AM62A7 Datasheet HTML 196Page - Texas Instruments AM62A7 Datasheet HTML 197Page - Texas Instruments AM62A7 Datasheet HTML 198Page - Texas Instruments AM62A7 Datasheet HTML 199Page - Texas Instruments AM62A7 Datasheet HTML 200Page - Texas Instruments AM62A7 Datasheet HTML 201Page - Texas Instruments AM62A7 Datasheet HTML 202Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 238 page
background image
7.10.5.17.1.2.2 OSPI0 PHY DDR Timing
Table 7-117 defines DLL delays required for OSPI0 PHY DDR Mode. Table 7-118, Figure 7-101, Table 7-119,
and Figure 7-102 present timing requirements and switching characteristics for OSPI0 PHY DDR Mode.
Table 7-117. OSPI0 DLL Delay Mapping for PHY DDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
Transmit
1.8V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x46
3.3V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x43
Receive
1.8V, DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x15
3.3V, DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x3A
All other modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 7-118. OSPI0 Timing Requirements – PHY DDR Mode
see Figure 7-101
NO.
MODE
MIN
MAX
UNIT
O15
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_DQS edge
1.8V, DDR with External Board Loopback
0.53
ns
1.8V, DDR with DQS
-0.46
ns
3.3V, DDR with External Board Loopback
1.23
ns
3.3V, DDR with DQS
-0.66
ns
O16
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_DQS edge
1.8V, DDR with External Board Loopback
1.24(1)
ns
1.8V, DDR with DQS
3.59
ns
3.3V, DDR with External Board Loopback
1.44(1)
ns
3.3V, DDR with DQS
7.92
ns
(1)
This Hold time requirement is larger than the Hold time provided by a typical OSPI/QSPI/SPI device. Therefore, the trace length
between the SoC and attached OSPI/QSPI/SPI device must be sufficiently long enough to ensure that the Hold time is met at the SoC.
The length of the SoC's external loopback clock (OSPI0_LBCLKO to OSPI0_DQS) may need to be shortened to compensate.
OSPI_DQS
O16
O15
OSPI_TIMING_04
OSPI_D[i:0]
O16
O15
Figure 7-101. OSPI0 Timing Requirements – PHY DDR with External Board Loopback or DQS
AM62A7, AM62A7-Q1, AM62A3, AM62A3-Q1
SPRSP77A – MARCH 2023 – REVISED AUGUST 2023
www.ti.com
198
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: AM62A7 AM62A7-Q1 AM62A3 AM62A3-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com