PSD4235G2V-10UI datasheet(41/100 Pages) STMICROELECTRONICS

41 / 100 page

41/100

PSD4256G6V

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

COMPLEX PLD (CPLD)

The CPLD can be used to implement system logic

functions, such as loadable counters and shift reg-

isters, system mailboxes, handshaking protocols,

state machines, and random logic. The CPLD can

also be used to generate eight External Chip Se-

lect (ECS0-ECS7), routed to Port C or Port F.

Although External Chip Select (ECS0-ECS7) can

be produced by any Output Macrocell (OMC),

these eight External Chip Select (ECS0-ECS7) on

Port C or Port F do not consume any Output Mac-

rocells (OMC).

As shown in Figure 14, the CPLD has the following

blocks:

24 Input Macrocells (IMC)

16 Output Macrocells (OMC)

Product Term Allocator

AND Array capable of generating up to 196

product terms

Four I/O Ports.

Each of the blocks are described in the sections

that follow.

The Input Macrocells (IMC) and Output Macrocells

(OMC) are connected to the PSD internal data bus

and can be directly accessed by the MCU. This

enables the MCU software to load data into the

Output Macrocells (OMC) or read data from both

the Input and Output Macrocells (IMC and OMC).

This feature allows efficient implementation of sys-

tem logic and eliminates the need to connect the

data bus to the AND Array as required in most

standard PLD macrocell architectures.

Figure 14. Macrocell and I/O Port

I/O PORTS

CPLD MACROCELLS

INPUT MACROCELLS

LATCHED

ADDRESS OUT

MUX

PDR

DATA

PRODUCT TERM

ALLOCATOR

DIR

REG.

SELECT

INPUT

PRODUCT TERMS

FROM OTHER

MACROCELLS

POLARITY

SELECT

UP TO 10

PRODUCT TERMS

CLOCK

SELECT

PR DI LD

D/T

D/T/JK FF

SELECT

PT CLEAR

CLOCK

GLOBAL

CLOCK

PT OUTPUT ENABLE (OE)

MACROCELL FEEDBACK

I/O PORT INPUT

ALE/AS

PT INPUT LATCH GATE/CLOCK

MCU LOAD

PT PRESET

MCU DATA IN

COMB.

/REG

SELECT

MCU ADDRESS / DATA BUS

MACROCELL

OUT TO

MCU

DATA

LOAD

CONTROL

CPLD OUTPUT

I/O PIN

AI04945

PSD4235G2V-10UI датащи(PDF) 41 Page - STMicroelectronics

PSD4235G2V-10UI датащи(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

датащи скачать

ссылки URL