поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD4235G2V-10UI датащи(PDF) 93 Page - STMicroelectronics

номер детали PSD4235G2V-10UI
подробное описание детали  Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G2V-10UI датащи(HTML) 93 Page - STMicroelectronics

Back Button PSD4235G2V-10UI Datasheet HTML 89Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 90Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 91Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 92Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 93Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 94Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 95Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 96Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 97Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 100 page
background image
93/100
PSD4256G6V
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Table 69. Port F Peripheral Data Mode WRITE Timing
Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in 8031 combined mode).
2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals.
3. Any input used to select Port F Data Peripheral mode.
4. Data is already stable on Port F.
5. Data stable on ADIO pins to data on Port F.
Table 70. Power-down Timing
Table 71. Reset (RESET) Timing
Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.
2. Warm RESET aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.
Figure 48. Reset (RESET) Timing Diagram
Table 72. VSTBYON Timing
Note: 1. VSTBYON timing is measured at VCC ramp rate of 2ms.
Symbol
Parameter
Conditions
-10
Unit
Min
Max
tWLQV–PF
WR to Data Propagation Delay
(Note 2)
40
ns
tDVQV–PF
Data to Port A Data Propagation Delay
(Note 5)
35
ns
tWHQZ–PF
WR Invalid to Port A Tri-state
(Note 2)
33
ns
Symbol
Parameter
Conditions
-10
Unit
Min
Max
tLVDV
ALE Access Time from Power-down
128
ns
tCLWH
Maximum Delay from APD Enable to
Internal PDN Valid Signal
Using CLKIN
(PD1)
15 * tCLCL
1
µs
Symbol
Parameter
Conditions
Min
Max
Unit
tNLNH
RESET Active Low Time 1
300
ns
tNLNH–PO
Power-on RESET Active Low Time
1
ms
tNLNH–A
Warm RESET Active Low Time 2
25
µs
tOPR
RESET High to Operational Device
300
ns
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tBVBH
VSTBY Detection to VSTBYON Output High
(Note 1)
20
µs
tBXBL
VSTBY Off Detection to VSTBYON Output
Low
(Note 1)
20
µs
tNLNH-PO
tOPR
AI02866b
RESET
tNLNH
tNLNH-A
tOPR
VCC
V
CC(min)
Power-On Reset
Warm Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com