 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PSD4235G2V-10UI датащи(PDF) 85 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2V-10UI датащи(HTML) 85 Page - STMicroelectronics |
|
|
85 / 100 page  85/100 PSD4256G6V This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. Table 63. CPLD Macrocell Asynchronous Clock Mode Timing Figure 40. Synchronous Clock Mode Timing – PLD Figure 41. Asynchronous RESET / Preset Symbol Parameter Conditions -10 PT Aloc Turbo Off Unit Min Max fMAXA Maximum Frequency External Feedback 1/(tSA+tCOA) 23.8 MHz Maximum Frequency Internal Feedback (fCNTA) 1/(tSA+tCOA–10) 31.25 MHz Maximum Frequency Pipelined Data 1/(tCHA+tCLA) 38.4 MHz tSA Input Setup Time 8 + 4 + 20 ns tHA Input Hold Time 10 ns tCHA Clock High Time 15 + 20 ns tCLA Clock Low Time 12 + 20 ns tCOA Clock to Output Delay 34 + 20 ns tARD CPLD Array Delay Any Macrocell 23 + 4 ns tMINA Minimum Clock Period 1/fCNTA 32 ns tCH tCL tCO tH tS CLKIN INPUT REGISTERED OUTPUT AI02860 tARP REGISTER OUTPUT tARPW RESET/PRESET INPUT AI02864 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
