ADC3641 datasheet(43/77 Pages) TI

43 / 77 page

8.5 Programming

The device is primarily configured and controlled using the serial programming interface (SPI) however it can

operate in a default configuration without requiring the SPI interface. Furthermore the power down function as

well as internal/external reference configuration is possible via pin control (PDN/SYNC pin).

Note

The power down command (via PIN or SPI) only goes in effect with the ADC sampling clock present.

8.5.1 Configuration using PINs only

The ADC voltage reference can be selected using the REFBUF pin. Even though there is an internal 100 kΩ

pull-up resistor to AVDD, the REFBUF pin should be set to a voltage externally and not left floating.

Table 8-11. REFBUF voltage levels control voltage reference selection

REFBUF VOLTAGE

VOLTAGE REFERENCE OPTION

CLOCKING OPTION

Digital Interface

> 1.7 V (Default)

External reference

Differential clock input

DDR CMOS

1.2 V (1.15-1.25V)

External 1.2V input on REFBUF pin using internal gain

buffer

Differential clock input

DDR CMOS

0.5 - 0.7V

Internal reference

Differential clock input

DDR CMOS

< 0.1V

Internal reference

Single ended clock input

Serial CMOS 2-wire

8.5.2 Configuration using the SPI interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial

interface enable), SCLK (serial interface clock) and SDIO (serial interface data input/output) pins. Serially shifting

bits into the device is enabled when SEN is low. Serial data input are latched at every SCLK rising edge when

SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low.

When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples

of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 12 MHz

down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

8.5.2.1 Register Write

The internal registers can be programmed following these steps:

1. Drive the SEN pin low

2. Set the R/W bit to 0 (bit A15 of the 16-bit address) and bits A[14:12] in address field to 0.

3. Initiate a serial interface cycle by specifying the address of the register (A[11:0]) whose content is written and

4. Write the 8-bit data that are latched in on the SCLK rising edges

Figure 8-41 shows the timing requirements for the serial register write operation.

www.ti.com

ADC3643

SBAS886 – OCTOBER 2020

Submit Document Feedback

Product Folder Links: ADC3643

ADC3641 датащи(PDF) 43 Page - Texas Instruments

ADC3641 датащи(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

датащи скачать

ссылки URL