| поискавой системы для электроныых деталей |
|
ADC3641 датащи(PDF) 35 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC3641 датащи(HTML) 35 Page - Texas Instruments |
|
35 / 77 page ![]() 8.3.4.6 Output Formatting with Decimation 8.3.4.6.1 Parallel CMOS In parallel CMOS mode, the ADC364x device only supports real output with DDR CMOS interface as shown in Figure 8-35 (real decimation). Here the output format is selected to 14-bit since the parallel output bus only supports up to 14-bit. DCLK DB6 (MSB) DB0 DA6 (MSB) DA0 DCLK DDR CMOS ChA/B: DA0..DB0 D6 D0 D6 D0 D13 D7 D13 D7 Figure 8-35. Output Data Format in Real Decimation Table 8-4 illustrates the output interface data rate along with the corresponding DCLK frequency based on real decimation setting (M). Furthermore the table shows an actual lane rate example with complex decimation by 4. Table 8-4. Parallel CMOS Data Rate Examples with Decimation REAL/COMPLEX DECIMATION DECIMATION SETTING ADC SAMPLING RATE DDR CMOS DCLK DOUT Real M FS DDR FS / M FS x 2 / M 4 65 MHz DDR 16.25 MHz 32.5 MHz www.ti.com ADC3643 SBAS886 – OCTOBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 35 Product Folder Links: ADC3643 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |