LP8733 datasheet(31/85 Pages) TI

31 / 85 page

V(VANA)

VANA_UVLO

State

Shut

down

Read

OTP

Standby

PGOOD pin

EN pin

VOUT (Buck1)

VOUT (LDO0)

Buck1 internal powergood

LDO0 internal powergood

Active

800us Timer

Buck internal enable

800us Timer

LDO0 internal enable

4ms

2ms

Clear fault

LP8733-Q1

www.ti.com

SNVSB64 – SEPTEMBER 2018

Submit Documentation Feedback

Figure 17. PGOOD Pin Operation in Gated Mode

7.3.8.1.2

PGOOD Pin Continuous Mode

The continuous (or unvalid) mode of operation is selected by setting PGOOD_MODE bit to 1 in

PGOOD_CTRL_2 register.

For the continuous mode of operation, PGOOD behaves as follows:

•

PGOOD is set to active or asserted state upon exiting OTP configuration.

•

PGOOD is set to inactive or de-asserted as soon as regulator is enabled.

•

PGOOD status begins indicating output voltage regulation status immediately and continuously.

•

During power-up sequencing and requested voltage changes, PGOOD will toggle between inactive or de-

asserted while output voltages are outside of regulation ranges and active or asserted when inside of

regulation ranges.

The PG_FAULT register bits are latched and maintain the fault information until host clears the fault bit by writing

1 to the bit. The PGOOD signal indicates also a thermal shutdown and input overvoltage interrupts, which are

cleared by clearing the interrupt bits.

When regulator voltage is transitioning from one target voltage to another, the PGOOD signal is set inactive.

When the PGOOD signal becomes inactive, the source for the fault can be read from PG_FAULT register. If the

invalid output voltage becomes valid again the PGOOD signal becomes active. Thus the PGOOD signal shows

all the time if the monitored output voltages are valid. The block diagram for this operation is shown in Figure 18

and an example of operation is shown in Figure 19.

The PGOOD signal can be also configured so that it maintains inactive state even when the monitored outputs

are valid but there are PG_FAULT_x bits in PG_FAULT register pending clearance. This type of operation is

selected by setting PGFAULT_GATES_PGOOD bit to 1 in PGOOD_CTRL_2 register.

LP8733 датащи(PDF) 31 Page - Texas Instruments

LP8733 датащи(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

датащи скачать

ссылки URL