поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

82801E датащи(PDF) 63 Page - Intel Corporation

номер детали 82801E
подробное описание детали  Intel 82801E Communications I/O Controller Hub (C-ICH)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

82801E датащи(HTML) 63 Page - Intel Corporation

Back Button 82801E Datasheet HTML 59Page - Intel Corporation 82801E Datasheet HTML 60Page - Intel Corporation 82801E Datasheet HTML 61Page - Intel Corporation 82801E Datasheet HTML 62Page - Intel Corporation 82801E Datasheet HTML 63Page - Intel Corporation 82801E Datasheet HTML 64Page - Intel Corporation 82801E Datasheet HTML 65Page - Intel Corporation 82801E Datasheet HTML 66Page - Intel Corporation 82801E Datasheet HTML 67Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 84 page
background image
Intel® 82801E C-ICH
Advance Information Datasheet
63
t22
High time
12
36
ns
9
t23
Low time
12
36
ns
9
t24
Rise time
1.0
5.0
ns
9
t25
Fall time
1.0
5.0
ns
9
Hub Interface Clock
fhl
Operating Frequency
66
t31
High time
6.0
ns
9
t32
Low time
6.0
ns
9
t33
Rise time
0.25
1.2
ns
9
t34
Fall time
0.25
1.2
ns
9
t35
CLK66 leads PCICLK
1.0
4.5
3
Table 43. Clock Timings - UART_CLK
Sym
Parameter
Min
Max
Units
Notes
Fig
t1a
Operating Frequency
14.7456
48
MHz
t9a
Frequency Tolerance
2500
PPM
t10a
High Time
7
ns
9
t11a
Low time
7
ns
9
t12a
Rise Time
3
ns
9
t155a
Fall Time
3
ns
9
Table 44. PCI Interface Timing (Sheet 1 of 2)
Sym
Parameter
Min
Max
Units
Notes
Figure
t40
AD[31:0] Valid Delay
2
11
ns
Min: 0pF
Max: 50pF
10
t41
AD[31:0] Setup Time to PCICLK Rising
7
ns
11
t42
AD[31:0] Hold Time from PCICLK Rising
0
ns
11
t43
C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#,
PAR, PERR#, PLOCK#, DEVSEL# Valid Delay
from PCICLK Rising
211
ns
Min: 0pF
Max: 50pF
10
t44
C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#,
PAR, PERR#, PLOCK#, IDSEL, DEVSEL# Output
Enable Delay from PCICLK Rising
2ns
14
Table 42. Clock Timings (Sheet 2 of 2)
Sym
Parameter
Min
Max
Unit
Notes
Figure
NOTES:
1. The USBCLK is a 48 MHz that expects a 40/60% duty cycle. The source of this PPM is external to this
component.
2. The maximum high time (t18 Max) provide a simple guaranteed method for devices to detect bus idle
conditions.
3. This specification includes pin-to-pin skew from the clock generator as well as board skew.
4. SUSCLK duty cycle can range from 30% minimum to 70% maximum.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com