поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

82801E датащи(PDF) 65 Page - Intel Corporation

номер детали 82801E
подробное описание детали  Intel 82801E Communications I/O Controller Hub (C-ICH)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

82801E датащи(HTML) 65 Page - Intel Corporation

Back Button 82801E Datasheet HTML 61Page - Intel Corporation 82801E Datasheet HTML 62Page - Intel Corporation 82801E Datasheet HTML 63Page - Intel Corporation 82801E Datasheet HTML 64Page - Intel Corporation 82801E Datasheet HTML 65Page - Intel Corporation 82801E Datasheet HTML 66Page - Intel Corporation 82801E Datasheet HTML 67Page - Intel Corporation 82801E Datasheet HTML 68Page - Intel Corporation 82801E Datasheet HTML 69Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 84 page
background image
Intel® 82801E C-ICH
Advance Information Datasheet
65
t74
PIORDY/SIORDY Inactive Pulse Width
48
ns
15
t75
PDIOR#/PDIOW#/SDIOR#/SDIOW# Pulse Width
Low
2,3
15, 16
t76
PDIOR#/PDIOW#/SDIOR#/SDIOW# Pulse Width
High
3,4
15, 16
Table 46. Ultra ATA Timing (Mode 0, Mode 1, Mode 2)
Sym
Parameter (1)
Mode 0 (ns)
Mode 1 (ns)
Mode 2 (ns)
Figure
Min
Max
Min
Max
Min
Max
t80
Sustained Cycle Time (T2cyctyp)
240
160
120
t81
Cycle Time (Tcyc)
112
73
54
18
t82
Two Cycle Time (T2cyc)
230
154
115
18
t83
Data Setup Time (Tds)
15
10
7
18
t84
Data Hold Time (Tdh)
5
5
5
18
t85
Data Valid Setup Time (Tdvs)
70
48
30
18
t86
Data Valid Hold Time (Tdvh)
6
6
6
18
t87
Limited Interlock Time (Tli)
0
150
0
150
0
150
20
t88
Interlock Time w/ Minimum (Tmli)
20
20
20
20
t89
Envelope Time (Tenv)
20
70
20
70
20
70
17
t90
Ready to Pause Time (Trp)
160
125
100
19
t91
DMACK setup/hold Time (Tack)
20
20
20
17,
20
NOTE:
1. The specification symbols in parentheses correspond to the Ultra ATA specification name.
Table 45. IDE PIO & Multiword DMA Mode Timing (Sheet 2 of 2)
Sym
Parameter
Min
Max
Units
Notes
Figure
NOTES:
1. IORDY is internally synchronized. This timing is to guarantee recognition on the next clock.
2. PIORDY sample point from DIOx# assertion and PDIOx# active pulse width is programmable from 2-5 PCI
clocks when the drive mode is Mode 2 or greater. Refer to the ISP field in the IDE Timing Register
3. PIORDY sample point from DIOx# assertion, PDIOx# active pulse width and PDIOx# inactive pulse width
cycle time is the compatible timing when the drive mode is Mode 0/1. Refer to the TIM0/1 field in the IDE
timing register.
4. PDIOx# inactive pulse width is programmable from 1-4 PCI clocks when the drive mode is Mode 2 or
greater. Refer to the RCT field in the IDE Timing Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com