поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

82801E датащи(PDF) 62 Page - Intel Corporation

номер детали 82801E
подробное описание детали  Intel 82801E Communications I/O Controller Hub (C-ICH)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

82801E датащи(HTML) 62 Page - Intel Corporation

Back Button 82801E Datasheet HTML 58Page - Intel Corporation 82801E Datasheet HTML 59Page - Intel Corporation 82801E Datasheet HTML 60Page - Intel Corporation 82801E Datasheet HTML 61Page - Intel Corporation 82801E Datasheet HTML 62Page - Intel Corporation 82801E Datasheet HTML 63Page - Intel Corporation 82801E Datasheet HTML 64Page - Intel Corporation 82801E Datasheet HTML 65Page - Intel Corporation 82801E Datasheet HTML 66Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 84 page
background image
Intel® 82801E C-ICH
62
Advance Information Datasheet
4.4
AC Characteristics
Table 42. Clock Timings (Sheet 1 of 2)
Sym
Parameter
Min
Max
Unit
Notes
Figure
PCI Clock (PCICLK)
t1
Period
30
33.3
ns
9
t2
High Time
12
ns
9
t3
Low Time
12
ns
9
t4
Rise Time
3
ns
9
t5
Fall Time
3
ns
9
Oscillator Clock (OSC)
t6
Period
67
70
ns
9
t7
High Time
20
9
t8
Low time
20
ns
9
USB Clock (USBCLK)
fclk48
Operating Frequency
48
MHz
t9
Frequency Tolerance
500
ppm
1
t10
High Time
7
ns
9
t11
Low time
7
ns
9
t12
Rise Time
1.2
ns
9
t13
Fall Time
1.2
ns
9
Suspend Clock (SUSCLK)
fsusclk
Operating Frequency
32
KHz
4
t14
High time
10
µs
4
9
t15
Low Time
10
µs
4
9
SMBus Clock (SMBCLK)
fsmb
Operating Frequency
10
16
KHz
t18
High time
4.0
50
µs
2
24
t19
Low time
4.7
µs
24
t20
Rise time
1000
ns
24
t21
Fall time
300
ns
24
I/O APIC Clock (APICCLK)
fioap
Operating Frequency
14.32
33.33
MHz
NOTES:
1. The USBCLK is a 48 MHz that expects a 40/60% duty cycle. The source of this PPM is external to this
component.
2. The maximum high time (t18 Max) provide a simple guaranteed method for devices to detect bus idle
conditions.
3. This specification includes pin-to-pin skew from the clock generator as well as board skew.
4. SUSCLK duty cycle can range from 30% minimum to 70% maximum.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com