поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

82801E датащи(PDF) 55 Page - Intel Corporation

номер детали 82801E
подробное описание детали  Intel 82801E Communications I/O Controller Hub (C-ICH)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

82801E датащи(HTML) 55 Page - Intel Corporation

Back Button 82801E Datasheet HTML 51Page - Intel Corporation 82801E Datasheet HTML 52Page - Intel Corporation 82801E Datasheet HTML 53Page - Intel Corporation 82801E Datasheet HTML 54Page - Intel Corporation 82801E Datasheet HTML 55Page - Intel Corporation 82801E Datasheet HTML 56Page - Intel Corporation 82801E Datasheet HTML 57Page - Intel Corporation 82801E Datasheet HTML 58Page - Intel Corporation 82801E Datasheet HTML 59Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 84 page
background image
Intel® 82801E C-ICH
Advance Information Datasheet
55
3.4.5
Power Planes for Input Signals
Table 33 shows the power plane associated with each input signal, as well as what device drives the
signal at various times. Valid states include:
• High
• Low
• Static: Will be high or low, but will not change
• Driven: Will be high or low, and is allowed to change
• Running: For input clocks
STPCLK#
CPU I/O
PCIRST#
High
High
SMBus Interface
SMBCLK, SMBDATA
Main I/O
RSMRST#
High-Z
High-Z
System Management Interface
SMLINK[1:0]
Main I/O
RSMRST#
High-Z
High-Z
Miscellaneous Signals
SPKR
Main I/O
PCIRST#
High-Z with
internal pull-up
Low
SUSCLK
Main I/O
RSMRST#
Running
Unmuxed GPIO Signals
GPIO[18]
Main I/O
PCIRST#
High
See Note 2
GPIO[19:20]
Main I/O
PCIRST#
High
High
GPIO[21]
Main I/O
PCIRST#
High
High
GPIO[22]
Main I/O
PCIRST#
High-Z
High-Z
GPIO[23]
Main I/O
PCIRST#
Low
Low
GPIO[24]
Main I/O
RSMRST#
High-Z
High
GPIO[25]
Main I/O
RSMRST#
High-Z
High
GPIO[27:28]
Main I/O
RSMRST#
HIgh-Z
High
Table 32. Power Plane and States for Output and I/O Signals (Sheet 3 of 3)
Signal Name
Power Plane
Reset Signal
During Reset
Immediately
after Reset
NOTES:
1. The 82801E C-ICH sets these signals at reset for processor frequency strap.
2. I GPIO[18] will toggle at a frequency of approximately 1 Hz when the 82801E C-ICH comes out of reset
3. CPUPWRGD is an open-drain output that represents a logical AND of the VRMPWRGD and PWROK
signals and, thus, are driven low by 82801E C-ICH when either VRMPWRGD or PWROK are inactive.
During boot, or during a hard reset with power cycling, CPUPWRGD will be expected to transition from low
to High-Z.
4. GPIO[24:25, 27:28]: These signals remain tri-stated for up to 110 ms after RSMRST# deassertion. At this
point, they will be driven to their default (High) state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com