поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5530A датащи(PDF) 93 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали CS5530A
подробное описание детали  Geode CS5530A I/O Companion Multi-Function South Bridge
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530A датащи(HTML) 93 Page - National Semiconductor (TI)

Back Button CS5530A Datasheet HTML 89Page - National Semiconductor (TI) CS5530A Datasheet HTML 90Page - National Semiconductor (TI) CS5530A Datasheet HTML 91Page - National Semiconductor (TI) CS5530A Datasheet HTML 92Page - National Semiconductor (TI) CS5530A Datasheet HTML 93Page - National Semiconductor (TI) CS5530A Datasheet HTML 94Page - National Semiconductor (TI) CS5530A Datasheet HTML 95Page - National Semiconductor (TI) CS5530A Datasheet HTML 96Page - National Semiconductor (TI) CS5530A Datasheet HTML 97Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 259 page
background image
Revision 1.1
93
www.national.com
Functional Description (Continued)
3.5.2.5
ISA DMA
DMA transfers occur between ISA I/O peripherals and sys-
tem memory. The data width can be either 8 or 16 bits. Out
of the seven DMA channels available, four are used for 8-
bit transfers while the remaining three are used for 16-bit
transfers. OneBYTEor WORD istransferredin eachDMA
cycle.
Note:
The CS5530A does not support DMA transfers to
ISA memory.
The ISA DMA device initiates a DMA request by asserting
one of the DRQ[7:5, 3:0] signals. When the CS5530A
receives this request, it sends a bus grant request to the
PCI arbiter. After the PCI bus has been granted, the
respective DACK#isdrivenactive.
The CS5530A generates PCI memory read or write cycles
in response to a DMA cycle. Figures 3-12 and 3-13 are
examples of DMA memory read and memory write cycles.
Upon detection of the DMA controller’s MEMR# or MEMW#
active, the CS5530A starts the PCI cycle, asserts
FRAME#, and negates an internal IOCHRDY. This assures
the DMA cycle does not complete before the PCI cycle has
provided or accepted the data. IOCHRDY is internally
asserted when IRDY# and TRDY# are sampled active.
Figure 3-12. ISA DMA Read from PCI Memory
Figure 3-13. ISA DMA Write To PCI Memory
PCICLK
ISACLK
MEMR#
IOW#
FRAME#
AD[31:0]
IRDY#
TRDY#
SD[15:0]
IOCHRDY
PCICLK
ISACLK
MEMW#
IOR#
FRAME#
AD[31:0]
IRDY#
TRDY#
SD[15:0]
IOCHRDY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com