| поискавой системы для электроныых деталей |
|
SLG46110V датащи(PDF) 26 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46110V датащи(HTML) 26 Page - Dialog Semiconductor |
|
26 / 82 page ![]() 000-0046110-106 Page 25 of 81 SLG46110 8.2 Matrix Output Table Table 15. Matrix Output Table Register Bit Address Matrix Output Signal Function Matrix Output Number reg <4:0> Pin 3 digital out source 0 reg <9:5> Pin 4 digital out source 1 reg <14:10> Pin 6 digital out source 2 reg <19:15> Pin 6 output enable 3 reg <24:20> in0 of LUT2_0 (Clock Input of DFF0) 4 reg <29:25> in1 of LUT2_0 (Data Input of DFF0) 5 reg <34:30> in0 of LUT2_1 (Clock Input of DFF1) 6 reg <39:35> in1 of LUT2_1 (Data Input of DFF1) 7 reg <44:40> in0 of LUT2_2 8 reg <49:45> in1 of LUT2_2 9 reg <54:50> in0 of LUT2_3 10 reg <59:55> in1 of LUT2_3 11 reg <64:60> in0 of LUT3_0 (Clock Input of DFF2 with nReset/nSet) 12 reg <69:65> in1 of LUT3_0 (Data input of DFF2 with nReset/nSet) 13 reg <74:70> in2 of LUT3_0 (Resetb or Setb of DFF2 with nReset/nSet) 14 reg <79:75> in0 of LUT3_1 (Clock Input of DFF3 with nReset/nSet) 15 reg <84:80> in1 of LUT3_1 (Data input of DFF3 with nReset/nSet) 16 reg <89:85> in2 of LUT3_1 (Resetb or Setb of DFF3 with nReset/nSet) 17 reg <94:90> in0 of LUT3_2 18 reg <99:95> in1 of LUT3_2 19 reg <104:100> in2 of LUT3_2 20 reg <109:105> in0 of LUT3_3 21 reg <114:110> in1 of LUT3_3 22 reg <119:115> in2 of LUT3_3 23 reg <124:120> in0 of LUT3_4 (Input of pipe delay) 24 reg <129:125> in1 of LUT3_4 (Resetb of pipe delay) 25 reg <134:130> in2 of LUT3_4 (Clock of pipe delay) 26 reg <139:135> in0 of LUT4_0 (Input for Delay2 ext. clock or Counter2 external Clock) 27 reg <144:140> in1 of LUT4_0 (Input for delay2 or counter2 reset input) 28 reg <149:145> in2 of LUT4_0 29 reg <154:150> in3 of LUT4_0 30 reg <159:155> Input for delay0 or counter0 reset input 31 reg <164:160> Input for delay1 or counter1 reset input 32 reg <169:165> Input for Delay0/1 ext. clock or Counter1 external Clock 33 reg <174:170> Input for delay3 or counter3 reset input 34 reg <179:175> pdb for ACMP0 35 reg <184:180> pdb for ACMP1 36 reg <189:185> Input for programmable delay(deglitch filter input)37 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |