поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SLG46110V датащи(PDF) 46 Page - Dialog Semiconductor

номер детали SLG46110V
подробное описание детали  Data Communications Equipment
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DIALOG [Dialog Semiconductor]
домашняя страница  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46110V датащи(HTML) 46 Page - Dialog Semiconductor

Back Button SLG46110V Datasheet HTML 42Page - Dialog Semiconductor SLG46110V Datasheet HTML 43Page - Dialog Semiconductor SLG46110V Datasheet HTML 44Page - Dialog Semiconductor SLG46110V Datasheet HTML 45Page - Dialog Semiconductor SLG46110V Datasheet HTML 46Page - Dialog Semiconductor SLG46110V Datasheet HTML 47Page - Dialog Semiconductor SLG46110V Datasheet HTML 48Page - Dialog Semiconductor SLG46110V Datasheet HTML 49Page - Dialog Semiconductor SLG46110V Datasheet HTML 50Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 82 page
background image
000-0046110-106
Page 45 of 81
SLG46110
Each of the ACMP cells has a negative input signal that is either created from an internal VREF or provided by the external
reference/source. Internal Vref accuracy is optimized near 1000 mV selection.
Note: Power supply control options have influence on the ACMP operation.
Note: Any ACMP powered on enables the BandGap internal circuit as well. An analog voltage will appear on Vref (even when the
Force BandGap option is set as Disabled).
Analog comparators have the following configurable options:
Hysteresis: Input signal hysteresis options are Disable, 25 mV, 50 mV, 200 mV.
Low Bandwidth: Enable, Disable;
IN+ Gain: 1X, 0.5X, 0.33X, 0.25X;
IN+ source:
• ACMP0 IN+ options are PIN 3, VDD;
• ACMP1 IN+ options are PIN 6, ACMP0 IN+;
•IN- source:
• ACMP0 IN- options are 24 internal reference sources (50 mV – 1200 mV) and VDD/3, VDD/4, PIN 4;
• PWR UP=0 – ACMP is powered down; PWR UP=1 – ACMP is powered up.
All ACMPs can have a common negative input. This can be achieved by configuring ACMP0 PIN 4 analog I/O connection.
11.1 ACMP0 Block Diagram
Figure 20. ACMP0 Block Diagram
11010
11001-
00000
Internal
Vref
PIN4: ACMP0(-)
10
01
PIN3: ACMP0(+)
External VDD 1.71 V ~ 5.5 V
Selectable
Gain
reg <364:363>
to ACMP1 MUX input
Vref
+
-
From Connection
Matrix Output <12>
pdb
LBW
Selection
ibias
reg <365>
Hysteresis
Selection
reg <362:361>
L/S
ON after
100
s Delay
To Connection
Matrix Input<19>
reg <360:356>
*PIN3_aio_en; reg <366>
OFF after
1
s Delay
*PIN3_aio_en:
if reg <385:383> = ’011’ then 1, otherwise: 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com