| поискавой системы для электроныых деталей |
|
SLG46110V датащи(PDF) 68 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46110V датащи(HTML) 68 Page - Dialog Semiconductor |
|
68 / 82 page ![]() 000-0046110-106 Page 67 of 81 SLG46110 LUT3_1 or DFF3/Latch reg <257:250> reg <250> DFF3 or Latch select 0: DFF function 1: Latch function reg <251> DFF3 output select 0: Q output 1: nQ output 0: Q output 1: nQ output reg <252> DFF3 rstb/setb select 0: resetb from matrix output 1: setb from matrix output reg <253> DFF3 initial polarity select 0: Low 1: High reg <257:254> Unused if DFF/Latch selected Unused LUT3_2 data reg <265:258> LUT3_2 data LUT3_2 data LUT3_3 data reg <273:266> LUT3_3 data LUT3_3 data LUT3_4 or pipe number select reg <281:274> reg <276:274>: OUT0 select data (pipe number) reg <279:277>: OUT1 select data (pipe number) reg <281:280>: Unused if Pipe Delay selected Unused LUT3/DFF Select reg <282> LUT3_0 or DFF2 select 0: LUT3_0 1: DFF2 reg <283> LUT3_1 or DFF3 select 0: LUT3_1 1: DFF3 reg <284> LUT3_4 or pipe delay output select 0: lut3_4 1: pipe delay LUT4_0 or Counter/delay2 mode selection reg <300:285> reg <285> Counter/delay2 mode selection 0: Delay Mode 1: Counter Mode reg <288:286> Counter/delay2 Clock Source select 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock 111: Counter1 Overflow reg <296:289> Counter/delay2 Control Data 1 – 256 (delay time = (counter control data +2) /freq) reg <298:297> Delay2 Mode Select or asynchronous counter reset 00: Delayon both falling and rising edges(for delay & counter reset) 01: Delayon falling edge only (for delay & counter reseDelayt) 10: on rising edge only (for delay & counter reset) 11: No delay on either falling or rising edges / high level reset for counter mode reg <300:299> Unused is Counter/Delay2 selected Unused reg <301> LUT4_0 or Counter2 select 0: LUT4_0, 1: Counter2 0: LUT4_0 1: Counter2 reg <302> Force RC oscillator on 0: Auto Power on 1: Force Power on Register Bit Address Signal Function Register Bit Definition |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |