поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SLG46110V датащи(PDF) 62 Page - Dialog Semiconductor

номер детали SLG46110V
подробное описание детали  Data Communications Equipment
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DIALOG [Dialog Semiconductor]
домашняя страница  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46110V датащи(HTML) 62 Page - Dialog Semiconductor

Back Button SLG46110V Datasheet HTML 58Page - Dialog Semiconductor SLG46110V Datasheet HTML 59Page - Dialog Semiconductor SLG46110V Datasheet HTML 60Page - Dialog Semiconductor SLG46110V Datasheet HTML 61Page - Dialog Semiconductor SLG46110V Datasheet HTML 62Page - Dialog Semiconductor SLG46110V Datasheet HTML 63Page - Dialog Semiconductor SLG46110V Datasheet HTML 64Page - Dialog Semiconductor SLG46110V Datasheet HTML 65Page - Dialog Semiconductor SLG46110V Datasheet HTML 66Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 82 page
background image
000-0046110-106
Page 61 of 81
SLG46110
The user can select one of these fundamental frequencies for the RC OSC Macrocell, or the fundamental frequency can also
come from an external clock input (Pin 12). There are two divider stages that allow the user flexibility for introducing clock signals
on various Connection Matrix Input lines. The first stage divider (also known as the clock pre-divider) allows the selection of /1,
/2, /4 or /8 divide down frequency from the fundamental. There are two second stage divider controls (OUT0 and OUT1). Each
has its own input of one frequency from the first stage divider, and outputs two different frequencies on Connection Matrix Input
lines <23>, and <24>. See Figure 42 below for details of the frequencies for each of these two Connection Matrix Inputs.
If PWR DOWN input of oscillator is LOW, the oscillator will be turned on. If PWR DOWN input of oscillator is HIGH the oscillator
will be turned off. The PWR DOWN signal has the highest priority.
14.2 RC OSC Block Diagram
Figure 42. RC OSC Block Diagram
Internal RCO
reg <303>
0: 25 kHz
1: 2 MHz
/ 2
/ 3
/ 4
/ 8
/ 12
/ 24
/ 64
To Connection Matrix Input <23>
reg <308:306>
DIV /1/2/4/8
reg <305:304>
Clock Pre- Divider
Control
Second Stage
Divider
Pin 12 Ext. Clock
Ext. Clk Sel reg <312>
0
1
reg <311:309>
To Connection Matrix Input <24>
From Connection Matrix Output <38>
PWR DOWN
OUT0
OUT1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com