 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMS320C6472ECTZ датащи(PDF) 96 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320C6472ECTZ датащи(HTML) 96 Page - Texas Instruments |
|
|
96 / 269 page  A registerfile Datapath1 Datapath2 Bregisterfile D2 S2 M2 xx xx L2 Instructiondecode M1 xx xx L1 S1 D1 16/32-bitinstructiondispatch Instructionfetch SPLOOP buffer 64 64 C64x+CPU 256 32 L1Dcache/SRAM Bandwidthmanagement Memoryprotection L1datamemorycontroller IDMA 256 256 Bandwidthmanagement L1programmemorycontroller Memoryprotection 256 Advancedevent triggering (AET) Interrupt andexception controller Powercontrol L2memory controller 256 256 MasterDMA SlaveDMA 128 256 L1P cache/SRAM L2cache/ SRAM 256 128 128 Toprimary switchfabric Cache control Bandwidth management Memory protection Cachecontrol Cachecontrol Internal ROM 256 Configuration registers 32 ToChip registers Externalmemory controller TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 www.ti.com 5 C64x+ Megamodule The C64x+ Megamodule consists of several components — the C64x+ CPU, the L1 program and data memory controllers, the L2 memory controller, the internal DMA (IDMA), the interrupt controller, power-down controller, and external memory controller. The C64x+ Megamodule also provides support for memory protection (for L1P, L1D, and L2 memories) and bandwidth management (for resources local to the C64x+ Megamodule). Figure 5-1 shows a block diagram of the C64x+ Megamodule. Figure 5-1. 64x+ Megamodule Block Diagram For more detailed information on the TMS320C64x+ megamodule on the C6472 device, see the TMS320C64x+ DSP Megamodule Reference Guide (literature number SPRU871). 5.1 Memory Architecture The TMS320C6472 device contains a 608KB level-2 memory (L2), a 32KB level-1 program memory (L1P), and a 32KB level-1 data memory (L1D). The L1P memory configuration for the C6472 device is as follows: • Region 0 size is 0K bytes (disabled). • Region 1 size is 32K bytes with no wait states. The L1D memory configuration for the C6472 device is as follows: • Region 0 size is 0K bytes (disabled). • Region 1 size is 32K bytes with no wait states. 96 C64x+ Megamodule Copyright © 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) :TMS320C6472 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
