 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMS320C6472ECTZ датащи(PDF) 15 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320C6472ECTZ датащи(HTML) 15 Page - Texas Instruments |
|
|
15 / 269 page  TMS320C6472 www.ti.com SPRS612G – JUNE 2009 – REVISED JULY 2011 Table 2-3. Boot Mode Operation BOOTMODE[3:0] DESCRIPTION TYPE CFGGP[4:0] 0 (0000) Immediate boot Immediate Boot Don ’t Care 1 (0001) Host boot (HPI) Host Don ’t Care CFGGP[4] = 0 PLLx9 mode of main PLLCTL is selected 2 (0010) Master I2C boot for I2C address 50h ROM 1 PLLx19 mode of main PLLCTL is selected CFGGP[3:0] = Boot PARAM index CFGGP[4] = 0 PLLx9 mode of main PLLCTL is selected 3 (0011) Master I2C boot for I2C address 51h ROM 1 PLLx19 mode of main PLLCTL is selected CFGGP[3:0] = Boot PARAM index CFGGP[4] = 0 PLLx9 mode of main PLLCTL is selected 4 (0100) Slave I2C boot ROM 1 PLLx19 mode of main PLLCTL is selected CFGGP[3:0] = Don ’t Care UTOPIA boot 8-bit PLLx10 of main PHY ID 5 (0101) ROM PLLCTL UTOPIA boot 8-bit PLLx20 of main PHY ID 6 (0110) ROM PLLCTL UTOPIA boot 16-bit PLLx10 of main PHY ID 7 (0111) ROM PLLCTL UTOPIA boot 16-bit PLLx20 of main PHY ID 8 (1000) ROM PLLCTL CFGGP[4] = 0 PLLx10 mode of main PLLCTL is selected Ethernet MAC Port 0 boot 1 PLLx20 mode of main PLLCTL is 9 (1001) (mode and speed determined by ROM selected MACSEL0 pins) CFGGP[3:0]: Device ID (when RMII is selected, CFGGP[3] controls speed - 1 for 100 Mbs, 0 for 10 Mbps - and Device ID[3] is 0) CFGGP[4] = 0 PLLx10 mode of main PLLCTL is selected Ethernet MAC Port 1 boot 1 PLLx20 mode of main PLLCTL is 10 (1010) (mode and speed determined by ROM selected MACSEL1 pins) CFGGP[3:0]: Device ID (when RMII is selected, CFGGP[3] controls speed - 1 for 100 Mbs, 0 for 10 Mbps - and Device ID[3] is 0) CFGGP[4] = 0 PLLx10 mode of main PLLCTL is selected 11 (1011) RIO1 ROM 1 PLLx20 mode of main PLLCTL is selected CFGGP [3:0]: Node (1111b for default) CFGGP[4] = 0 PLLx10 mode of main PLLCTL is selected 12 (1100) RIO2 ROM 1 PLLx20 mode of main PLLCTL is selected CFGGP [3:0]: Node (1111b for default) Copyright © 2009–2011, Texas Instruments Incorporated Device Overview 15 Submit Documentation Feedback Product Folder Link(s) :TMS320C6472 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
