поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TMS320C6472ECTZ датащи(PDF) 81 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320C6472ECTZ
подробное описание детали  TMS320C6472 Fixed-Point Digital Signal Processor
PDF  269 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320C6472ECTZ датащи(HTML) 81 Page - Texas Instruments

Back Button TMS320C6472ECTZ Datasheet HTML 77Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 78Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 79Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 80Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 81Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 82Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 83Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 84Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 85Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 269 page
background image
TMS320C6472
www.ti.com
SPRS612G
– JUNE 2009 – REVISED JULY 2011
3.7.3
Host Interrupt and Event Pulse Generation Registers (IPCGR15 and IPCAR15)
The host interrupt and event pulse generation registers (IPCGR15 (or IPCGRH) and IPCAR15 (or
IPCARH)) facilitate host CPU interrupt. Operation and use of the IPCGR15 register is the same as
registers IPCGR0-5 and the IPCAR15 register is the same as registers IPCAR0-5. The interrupt output
pulse created by the IPCGR15 register is driven on a device pin host interrupt/event output (HOUT). The
interrupt output pulse is asserted for 4 CPU/6 cycles followed by a deassertion of 4 CPU/6 cycles.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
SRCS27
SRCS26
SRCS25
SRCS24
SRCS23
SRCS22
SRCS21
SRCS20
SRCS19
SRCS18
SRCS17
SRCS16
SRCS15
SRCS14
SRCS13
SRCS12
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
15
14
13
12
11
10
9
8
7
6
5
4
3
1
0
SRCS11
SRCS10
SRCS9
SRCS8
SRCS7
SRCS6
SRCS5
SRCS4
SRCS3
SRCS2
SRCS1
SRCS0
Reserved
IPCG
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R-000
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 3-11. IPC Generation Register (IPCGR15)
Table 3-16. IPC Generation Register (IPCGR15) Field Descriptions
Bit
Field
Value
Description
31:4
SRCS[27:0]
Write:
0
No effect
1
Set register bit
Read:
Returns current value of internal register bit
3:1
Reserved
Reserved
0
IPCG
Write:
0
No effect
1
Create an interrupt pulse on the device pin (HOUT)
Read:
Returns 0, no effect
Copyright
© 2009–2011, Texas Instruments Incorporated
Device Configuration
81
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com