поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TUSB3410 датащи(PDF) 47 Page - Texas Instruments

Click here to check the latest version.
номер детали TUSB3410
подробное описание детали  USB TO SERIAL PORT CONTROLLER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TUSB3410 датащи(HTML) 47 Page - Texas Instruments

Back Button TUSB3410 Datasheet HTML 43Page - Texas Instruments TUSB3410 Datasheet HTML 44Page - Texas Instruments TUSB3410 Datasheet HTML 45Page - Texas Instruments TUSB3410 Datasheet HTML 46Page - Texas Instruments TUSB3410 Datasheet HTML 47Page - Texas Instruments TUSB3410 Datasheet HTML 48Page - Texas Instruments TUSB3410 Datasheet HTML 49Page - Texas Instruments TUSB3410 Datasheet HTML 50Page - Texas Instruments TUSB3410 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 92 page
background image
7–1
7 UART
7.1
UART Registers
Table 7–1 summarizes the UART registers. These registers are used for data I/O, control, and status information.
UART setup is done by the MCU. Data transfer is typically performed by the DMAC. However, the MCU can perform
data transfer without DMA; this is useful when debugging the firmware.
Table 7–1. UART Registers Summary
REGISTER NAME
ACCESS
FUNCTION
COMMENTS
RDR
R/O
UART receiver data register
Can be accessed by MCU or DMA
TDR
W/O
UART transmitter data register
Can be accessed by MCU or DMA
LCR
R/W
UART line control register
FCRL
R/W
UART flow control register
MCR
R/W
UART modem control register
LSR
R/O
UART line status register
Can generate an interrupt
MSR
R/O
UART modem status register
Can generate an interrupt
DLL
R/W
UART divisor register (low byte)
DLH
R/W
UART divisor register (high byte)
XON
R/W
UART Xon register
XOFF
R/W
UART Xoff register
MASK
R/W
UART interrupt mask register
Can control three interrupt sources
7.1.1
RDR: Receiver Data Register (Addr:FFA0)
The receiver data register consists of a 32-byte FIFO. Data received from the SIN pin are converted from
serial-to-parallel format and stored in this FIFO. Data transfer from this register to the RAM buffer is the responsibility
of the DMA controller.
765
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
BIT
NAME
RESET
FUNCTION
7–0
D[7:0]
0
Receiver byte
7.1.2
TDR: Transmitter Data Register (Addr:FFA1)
The transmitter data register is double buffered. Data written to this register is loaded into the shift register, and shifted
out on SOUT. Data transfer from the RAM buffer to this register is the responsibility of the DMA controller.
765
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
BIT
NAME
RESET
FUNCTION
7–0
D[7:0]
0
Transmit byte



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com