ADE7754_15 datasheet(33/44 Pages) AD

33 / 44 page

REV. 0

ADE7754

–33–

Table VIII. Register List (continued)

Address

Default

[A5:A0]

Name

R/W

Length

Value

Description

13h

LINCYC

R/W

FFFFh

Line Cycle Register. The content of this register sets the number of half line

cycles while the active energy and the apparent energy are accumulated in the

LAENERGY and LVAENERGY registers. See the Energy Calculation section.

14h

SAGCYC

R/W

FFh

SAG Line Cycle Register. This register specifies the number of consecutive half

line cycles where voltage channel input falls below a threshold level. This regis-

ter is common to the three-line voltage SAG detection. The detection threshold

is specified by SAGLVL register. See the Line Voltage SAG Detection section.

15h

SAGLVL

R/W

SAG Voltage Level. This register specifies the detection threshold for

SAG event. This register is common to the three-line voltage SAG

detection. See the description of SAGCYC register for details.

16h

VPEAK

R/W

FFh

Voltage Peak Level. This register sets the level of the voltage peak

detection. If the selected voltage phase exceeds this level, the PKV flag

in the status register is set. See Table XII.

17h

IPEAK

R/W

FFh

Current Peak Level. This register sets the level of the current peak detec-

tion. If the selected current phase exceeds this level, the PKI flag in the

status register is set. See Table XII.

18h

GAIN

R/W

PGA Gain Register. This register is used to adjust the gain selection for

the PGA in current and voltage channels. See the Analog Inputs section

and Table X. This register is also used to configure the active energy

accumulation no-load threshold and sum of absolute values.

19h

AWG

R/W

Phase A Active Power Gain Register. The active power caluation for Phase A

can be calibrated by writing to this register. The calibration range is 50%

of the nominal full-scale active power. The resolution of the gain adjust is

0.0244%/LSB.

1Ah

BWG

R/W

Phase B Active Power Gain.

1Bh

CWG

R/W

Phase C Active Power Gain.

1Ch

AVAG

R/W

VA Gain Register. This register calculation can be calibrated by writing

this register. The calibration range is 50% of the nominal full-scale real

power. The resolution of the gain adjust is 0.02444%/LSB.

1Dh

BVAG

R/W

Phase B VA Gain.

1Eh

CVAG

R/W

Phase C VA Gain.

1Fh

APHCAL

R/W

Phase A Phase Calibration Register.

20h

BPHCAL

R/W

Phase B Phase Calibration Register.

21h

CPHCAL

R/W

Phase C Phase Calibration Register.

22h

AAPOS

R/W

Phase A Power Offset Calibration Register.

23h

BAPOS

R/W

Phase B Power Offset Calibration Register.

24h

CAPOS

R/W

Phase C Power Offset Calibration Register.

25h

CFNUM

R/W

CF Scaling Numerator Register. The content of this register is used in

the numerator of CF output scaling.

26h

CFDEN

R/W

3Fh

CF Scaling Denominator Register. The content of this register is used in

the denominator of CF output scaling.

27h

WDIV

R/W

Active Energy Register Divider.

28h

VADIV

R/W

Apparent Energy Register Divider.

29h

AIrms

Phase A Current Channel RMS Register. The register contains the rms

component of one input of the current channel. The source is selected

by data bits in the mode register.

2Ah

BIrms

Phase B Current Channel RMS Register.

2Bh

CIrms

Phase C Current Channel RMS Register.

2Ch

AVrms

Phase A Voltage Channel RMS Register.

2Dh

BVrms

Phase B Voltage Channel RMS Register.

2Eh

CVrms

Phase C Voltage Channel RMS Register.

2Fh

AIrmsOS

R/W

Phase A Current RMS Offset Correction Register.

30h

BIrmsOS

R/W

Phase B Current RMS Offset Correction Register.

ADE7754 датащи(PDF) 33 Page - Analog Devices

ADE7754 датащи(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

датащи скачать

ссылки URL