AM79C972BVCW datasheet(119/130 Pages) AMD

119 / 130 page

Am79C972

119

management

frames.

For

in-

stance, when MCCIINTE is set to

1 and the Auto-Poll state ma-

chine generates a MII manage-

ment frame, the MCCIINT will set

the INTR bit upon completion of

the MII management frame re-

gardless of the comparison out-

come.

Read/Write accessible always.

MCCIINTE

set

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

MIIPDTINT MII PHY Detect Transition Inter-

rupt. The MII PHY Detect Transi-

tion

Interrupt

set

the

Am79C972 controller whenever

the MIIPD bit (BCR32, bit 14)

transitions from 0 to 1 or vice ver-

sa.

Read/Write accessible always.

MIIPDTINT is cleared by the host

by writing a 1. Writing a 0 has no

effect. MIIPDTINT is cleared by

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

MIIPDTINTE MII PHY Detect Transition Inter-

rupt Enable. If MIIPDTINTE is set

to 1, the MIIPDTINT bit will be

able to set the INTR bit.

Read/Write accessible always.

MIIPDTINTE is set to 0 by

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

CSR8: Logical Address Filter 0

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

LADRF[15:0] Logical Address Filter, LADRF-

[15:0]. The content of this register

is undefined until loaded from the

initialization block after the INIT

bit in CSR0 has been set or a di-

rect register write has been per-

formed on this register.

Read/Write accessible only when

either the STOP or the SPND bit

is set. These bits are unaffected

H_RESET,

S_RESET,

STOP.

CSR9: Logical Address Filter 1

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0 LADRF[31:16] Logical Address Filter, LADRF-

[31:16]. The content of this regis-

ter is undefined until loaded from

the initialization block after the

INIT bit in CSR0 has been set or

a direct register write has been

performed on this register.

Read/Write accessible only when

either the STOP or the SPND bit

is set. These bits are unaffected

H_RESET,

S_RESET,

STOP.

CSR10: Logical Address Filter 2

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0 LADRF[47:32] Logical

Address

Filter,

LADRF[47:32]. The content of

this register is undefined until

loaded

from

the

initialization

block after the INIT bit in CSR0

has been set or a direct register

write has been performed on this

Read/Write accessible only when

either the STOP or the SPND bit

is set. These bits are unaffected

H_RESET,

S_RESET,

STOP.

CSR11: Logical Address Filter 3

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0 LADRF[63:48] Logical

Address

Filter,

LADRF[63:48]. The content of

this register is undefined until

loaded

from

the

initialization

block after the INIT bit in CSR0

has been set or a direct register

AM79C972BVCW датащи(PDF) 119 Page - Advanced Micro Devices

AM79C972BVCW датащи(HTML) 119 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL