поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

APA600 датащи(PDF) 78 Page - Actel Corporation

номер детали APA600
подробное описание детали  ProASICPLUS짰 Flash Family FPGAs
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ACTEL [Actel Corporation]
домашняя страница  http://www.actel.com
Logo ACTEL - Actel Corporation

APA600 датащи(HTML) 78 Page - Actel Corporation

Back Button APA600 Datasheet HTML 74Page - Actel Corporation APA600 Datasheet HTML 75Page - Actel Corporation APA600 Datasheet HTML 76Page - Actel Corporation APA600 Datasheet HTML 77Page - Actel Corporation APA600 Datasheet HTML 78Page - Actel Corporation APA600 Datasheet HTML 79Page - Actel Corporation APA600 Datasheet HTML 80Page - Actel Corporation APA600 Datasheet HTML 81Page - Actel Corporation APA600 Datasheet HTML 82Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 178 page
background image
ProASICPLUS Flash Family FPGAs
2- 68
v5.9
Asynchronous FIFO Write
Note: The plot shows the normal operation status.
Figure 2-41 • Asynchronous FIFO Write
Table 2-64 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial
TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883
Symbol txxx
Description
Min.
Max.
Units
Notes
DWRH
DI hold from WB
↑
1.5
ns
DWRS
DI setup to WB
↑
0.5
ns
PARGEN is inactive
DWRS
DI setup to WB
↑
2.5
ns
PARGEN is active
EWRH, FWRH,
THWRH
Old EMPTY, FULL, EQTH, & GETH valid hold
time after WB
↑
0.5
ns
Empty/full/thresh are invalid from the end
of hold until the new access is complete
EWRA
EMPTY
↓ access from WB ↑
3.01
ns
FWRA
New FULL access from WB
↑
3.01
ns
THWRA
EQTH or GETH access from WB
↑
4.5
ns
WPDA
WPE access from DI
3.0
ns
WPE is invalid while PARGEN is active
WPDH
WPE hold from DI
1.0
ns
WRCYC
Cycle time
7.5
ns
WRRDS
RB
↑, clearing FULL, setup to
WB
↓
3.02
ns
Enabling the write operation
1.0
Inhibiting the write operation
WRH
WB high phase
3.0
ns
Inactive
WRL
WB low phase
3.0
ns
Active
Notes:
1. At fast cycles, EWRA, FWRA = MAX (7.5 ns – WRL), 3.0 ns.
2. At fast cycles, WRRDS (for enabling write) = MAX (7.5 ns – RDL), 3.0 ns.
3. After FIFO reset, WRB needs an initial falling edge prior to any write actions.
WPE
WDATA
(Full inhibits write)
WB = (WRB + WBLKB)
EMPTY
EQTH, GETH
FULL
Cycle Start
RB
tWRRDS
tDWRH
tWPDH
tWPDA
tDWRS
tEWRH, tFWRH
tEWRA, tFWRA
tTHWRH
tTHWRA
tWRH
tWRL
tWRCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com