APA600 datasheet(77/178 Pages) ACTEL

77 / 178 page

ProASICPLUS Flash Family FPGAs

v5.9

2-67

Asynchronous FIFO Read

Note: The plot shows the normal operation status.

Figure 2-40 • Asynchronous FIFO Read

Table 2-63 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial

TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883

Symbol txxx

Description

Min.

Max.

Units

Notes

ERDH, FRDH,

THRDH

Old EMPTY, FULL, EQTH, & GETH valid hold

time from RB

↑

0.5

Empty/full/thresh are invalid from the end

of hold until the new access is complete

ERDA

New EMPTY access from RB

↑

3.01

FRDA

FULL

↓ access from RB ↑

3.01

ORDA

New DO access from RB

↓

7.5

ORDH

Old DO valid from RB

↓

3.0

RDCYC

Read cycle time

7.5

RDWRS

↑, clearing EMPTY, setup to

↓

3.02

Enabling the read operation

1.0

Inhibiting the read operation

RDH

RB high phase

3.0

Inactive

RDL

RB low phase

3.0

Active

RPRDA

New RPE access from RB

↓

9.5

RPRDH

Old RPE valid from RB

↓

4.0

THRDA

EQTH or GETH access from RB

↑

4.5

Notes:

1. At fast cycles, ERDA and FRDA = MAX (7.5 ns – RDL), 3.0 ns.

2. At fast cycles, RDWRS (for enabling read) = MAX (7.5 ns – WRL), 3.0 ns.

RB = (RDB+RBLKB)

RPE

RDATA

EMPTY

EQTH, GETH

FULL

(Empty inhibits read)

Cycle Start

tRDWRS

tERDH, tFRDH

tERDA, tFRDA

tTHRDH

tORDH

tRPRDH

tORDA

tRPRDA

tRDL

tRDH

tRPRDA

tRDL

tRDCYC

tRDH

tTHRDA

APA600 датащи(PDF) 77 Page - Actel Corporation

APA600 датащи(HTML) 77 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL