поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

S25FS256S датащи(PDF) 14 Page - SPANSION

номер детали S25FS256S
подробное описание детали  MirrorBit Flash Non-Volatile Memory
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SPANSION [SPANSION]
домашняя страница  http://www.spansion.com
Logo SPANSION - SPANSION

S25FS256S датащи(HTML) 14 Page - SPANSION

Back Button S25FS256S Datasheet HTML 10Page - SPANSION S25FS256S Datasheet HTML 11Page - SPANSION S25FS256S Datasheet HTML 12Page - SPANSION S25FS256S Datasheet HTML 13Page - SPANSION S25FS256S Datasheet HTML 14Page - SPANSION S25FS256S Datasheet HTML 15Page - SPANSION S25FS256S Datasheet HTML 16Page - SPANSION S25FS256S Datasheet HTML 17Page - SPANSION S25FS256S Datasheet HTML 18Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 154 page
background image
14
S25FS-S Family
S25FS-S_00_04 November 6, 2013
Data
Sheet
(Pre limin ar y)
2.2.2
Known Differences from Prior Generations
2.2.2.1
Error Reporting
FL-K and FL-P memories either do not have error status bits or do not set them if program or erase is
attempted on a protected sector. The FS-S and FL-S families do have error reporting status bits for program
and erase operations. These can be set when there is an internal failure to program or erase, or when there is
an attempt to program or erase a protected sector. In these cases the program or erase operation did not
complete as requested by the command. The P_ERR or E_ERR bits and the WIP bit will be set to and
remain 1 in SR1V. The clear Status Register command must be sent to clear the errors and return the device
to standby state.
2.2.2.2
Secure Silicon Region (OTP)
The FS-S size and format (address map) of the One-Time Program area is different from FL-K and FL-P
generations. The method for protecting each portion of the OTP area is different. For additional details see
Secure Silicon Region (OTP) on page 76.
2.2.2.3
Configuration Register Freeze Bit
The Configuration Register 1 Freeze bit CR1V[0], locks the state of the Block Protection bits (SR1NV[4:2] and
SR1V[4:2]), TBPARM_O bit (CR1NV[2]), and TBPROT_O bit (CR1NV[5]), as in prior generations. In the
FS-S and FL-S families the Freeze bit also locks the state of the Configuration Register 1 BPNV_O bit
(CR1NV[3]), and the Secure Silicon Region (OTP) area.
2.2.2.4
Sector Erase Commands
The command for erasing a 4-kbyte sector is supported only for use on 4-kbyte parameter sectors at the top
or bottom of the FS-S device address space.
The command for erasing an 8-kbyte area (two 4-kbyte sectors) is not supported.
The command for erasing a 32-kbyte area (eight 4-kbyte sectors) is not supported.
The Sector Erase command (SE) for FS-S 64-kbyte sectors is supported when the configuration option for
uniform 64-kbyte sector is selected or, when the hybrid configuration option for 4-kbyte parameter sectors
with 64-kbyte uniform sectors is used. When the hybrid option is in use, the 64-kbyte erase command may be
used to erase the 32-kbyte of address space adjacent to the group of eight 4-kbyte sectors. The 64-kbyte
erase command in this case is erasing the 64-kbyte sector that is partially overlaid by the group of eight
4-kbyte sectors without affecting the 4-kbyte sectors. This provides erase control over the 32 kbytes of
address space without also forcing the erase of the 4-kbyte sectors. This is different behavior than
implemented in the FL-S family. In the FL-S family, the 64-kbyte Sector Erase command can be applied to a
64-kbyte block of 4-kbyte sectors to erase the entire block of parameter sectors in a single operation. In the
FS-S, the parameter sectors do not fill an entire 64-kbyte block so only the 4-kbyte Parameter Sector Erase
(20h) is used to erase parameter sectors.
The erase command for a 256-kbyte sector replaces the 64-kbyte erase command when the configuration
option for 256-kbyte uniform logical sectors is used.
2.2.2.5
Deep Power-Down
The Deep Power-Down (DPD) function is not supported in the FS-S and FL-S family devices.
2.2.2.6
WRR Single Register Write
In some legacy SPI devices, a Write Registers (WRR) command with only one data byte would update Status
Register 1 and clear some bits in Configuration Register 1, including the Quad Mode bit. This could result in
unintended exit from Quad Mode. The S25FS-S family only updates Status Register 1 when a single data
byte is provided. The Configuration Register 1 is not modified in this case.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com