поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

S25FS256S датащи(PDF) 97 Page - SPANSION

номер детали S25FS256S
подробное описание детали  MirrorBit Flash Non-Volatile Memory
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SPANSION [SPANSION]
домашняя страница  http://www.spansion.com
Logo SPANSION - SPANSION

S25FS256S датащи(HTML) 97 Page - SPANSION

Back Button S25FS256S Datasheet HTML 93Page - SPANSION S25FS256S Datasheet HTML 94Page - SPANSION S25FS256S Datasheet HTML 95Page - SPANSION S25FS256S Datasheet HTML 96Page - SPANSION S25FS256S Datasheet HTML 97Page - SPANSION S25FS256S Datasheet HTML 98Page - SPANSION S25FS256S Datasheet HTML 99Page - SPANSION S25FS256S Datasheet HTML 100Page - SPANSION S25FS256S Datasheet HTML 101Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 154 page
background image
November 6, 2013 S25FS-S_00_04
S25FS-S Family
97
Da ta
Shee t
(Prelim i nar y )
Notes:
1. The Status Register originally shows 00h when the device is first shipped from Spansion to the customer.
2. Hardware protection is disabled when Quad Mode is enabled (CR1V[1] = 1). WP# becomes IO2; therefore, it cannot be utilized.
10.3.5
Write Enable (WREN 06h)
The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1
(SR1V[1]) to a 0. The Write Enable Latch (WEL) bit must be set to a 1 by issuing the Write Enable (WREN)
command to enable write, program and erase commands.
CS# must be driven into the logic high state after the eighth bit of the instruction byte has been latched in on
SI. Without CS# being driven to the logic high state after the eighth bit of the instruction byte has been latched
in on SI, the write enable operation will not be executed.
Figure 10.13 Write Enable (WREN) Command Sequence
This command is also supported in QPI Mode. In QPI Mode the instruction is shifted in on IO0-IO3, two clock
cycles per byte.
Figure 10.14 Write Enable (WREN) Command Sequence QPI Mode
Table 10.2 Block Protection Modes
WP#
SRWD
Bit
Mode
Write Protection of Registers
Memory Content
Protected Area
Unprotected Area
11
Software
Protected
Status and Configuration Registers are Writable (if
WREN command has set the WEL bit). The values
in the SRWD, BP2, BP1, and BP0 bits and those in
the Configuration Register can be changed.
Protected against
Page Program,
Sector Erase, and
Bulk Erase.
Ready to accept
Page Program, and
Sector Erase
commands.
10
00
01
Hardware
Protected
Status and Configuration Registers are Hardware
Write Protected. The values in the SRWD, BP2,
BP1, and BP0 bits and those in the Configuration
Register cannot be changed.
Protected against
Page Program,
Sector Erase, and
Bulk Erase.
Ready to accept
Page Program or
Erase commands.
CS#
SCK
SI
SO
Phase
7
6
5
4
3
2
1
0
Instruction
CS#
SCLK
IO0
IO1
IO2
IO3
Phase
4
0
5
1
6
2
7
3
Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com