| поискавой системы для электроныых деталей |
|
S25FS256S датащи(PDF) 67 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S25FS256S датащи(HTML) 67 Page - SPANSION |
|
67 / 154 page ![]() November 6, 2013 S25FS-S_00_04 S25FS-S Family 67 Da ta Shee t (Prelim i nar y ) Read Latency Non-Volatile CR2NV[3:0]: This bit controls the POR, hardware reset, or software reset state of the Read Latency (dummy cycle) delay in all variable latency read commands. The following read commands have a variable latency period between the end of address or mode and the beginning of read data returning to the host: Fast Read Dual I/O Read Quad I/O Read DDR Quad I/O Read OTPR RDAR This Non-Volatile Read Latency configuration bit sets the number of read latency (dummy cycles) in use so the device can start immediately (boot) with an appropriate read latency for the host system. Notes: 1. SCK frequency > 133 MHz SDR, or 80 MHz DDR is not supported by this family of devices. 2. The Dual I/O, Quad I/O, QPI, DDR Quad I/O, and DDR QPI, command protocols include Continuous Read mode bits following the address. The clock cycles for these bits are not counted as part of the latency cycles shown in the table. Example: the legacy Quad I/O command has 2 Continuous Read mode cycles following the address. Therefore, the legacy Quad I/O command without additional read latency is supported only up to the frequency shown in the table for a read latency of 0 cycles. By increasing the variable read latency the frequency of the Quad I/O command can be increased to allow operation up to the maximum supported 133 MHz frequency. 3. Other read commands have fixed latency, e.g. Read always has zero read latency. RSFDP always has eight cycles of latency. 4. DDR QPI is only supported for Latency Cycles 1 through 5 and for clock frequency of up to 68 MHz. Table 8.20 Latency Code (Cycles) Versus Frequency Latency Cycles Read Command Maximum Frequency (MHz) Fast Read (1-1-1) OTPR (1-1-1) RDAR (1-1-1) RDAR (4-4-4) Dual I/O (1-2-2) Quad I/O (1-4-4) QPI (4-4-4) DDR Quad I/O (1-4-4) DDR QPI (4-4-4) (Note 4) Mode Cycles = 0 Mode Cycles = 4 Mode Cycles = 2 Mode Cycles = 1 0 508040 N/A 1 66925322 2 80 104 66 34 3 92 116 80 45 4 104 129 92 57 5 116 133 104 68 6 129 133 116 80 7 133 133 129 80 8 133 133 133 80 9 133 133 133 80 10 133 133 133 80 11 133 133 133 80 12 133 133 133 80 13 133 133 133 80 14 133 133 133 80 15 133 133 133 80 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |