поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68ICS08GR датащи(PDF) 115 Page - Freescale Semiconductor, Inc

номер детали M68ICS08GR
подробное описание детали  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR датащи(HTML) 115 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 111Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 112Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 113Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 114Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 115Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 116Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 117Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 118Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 119Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 408 page
background image
Clock Generator Module (CGMC)
CGMC Registers
MC68HC908GR8 — Rev 4.0
Technical Data
MOTOROLA
Clock Generator Module (CGMC)
115
7.6.1 PLL Control Register
The PLL control register (PCTL) contains the interrupt enable and flag
bits, the on/off switch, the base clock selector bit, the prescaler bits, and
the VCO power-of-two range selector bits.
PLLIE — PLL Interrupt Enable Bit
This read/write bit enables the PLL to generate an interrupt request
when the LOCK bit toggles, setting the PLL flag, PLLF. When the
AUTO bit in the PLL bandwidth control register (PBWC) is clear,
PLLIE cannot be written and reads as logic 0. Reset clears the PLLIE
bit.
$003A
PLL VCO Select Range
Register (PMRS)
Read:
VRS7
VRS6
VRS5
VRS4
VRS3
VRS2
VRS1
VRS0
Write:
Reset:
01000000
$003B
PLL Reference Divider
Select Register (PMDS)
Read:
0000
RDS3
RDS2
RDS1
RDS0
Write:
Reset:
00000001
= Unimplemented
R
= Reserved
NOTES:
1. When AUTO = 0, PLLIE is forced clear and is read-only.
2. When AUTO = 0, PLLF and LOCK read as clear.
3. When AUTO = 1, ACQ is read-only.
4. When PLLON = 0 or VRS7:VRS0 = $0, BCS is forced clear and is read-only.
5. When PLLON = 1, the PLL programming register is read-only.
6. When BCS = 1, PLLON is forced set and is read-only.
Figure 7-3. CGMC I/O Register Summary
Address:
$0036
Bit 7
654321
Bit 0
Read:
PLLIE
PLLF
PLLON
BCS
PRE1
PRE0
VPR1
VPR0
Write:
Reset:
00100000
= Unimplemented
Figure 7-4. PLL Control Register (PCTL)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com