OR4E2 datasheet(1/124 Pages) AGERE

номер детали	OR4E2

подробное описание детали	Field-Programmable Gate Arrays

PDF	124 Pages

Scroll/Zoom	100%

производитель	AGERE [Agere Systems]

домашняя страница

Logo

1 / 124 page

Preliminary Data Sheet

December 2000

ORCA® Series 4

Field-Programmable Gate Arrays

Programmable Features

s

High-performance platform design.

— 0.13 µm seven-level metal technology.

— Internal performance of >250 MHz

(four logic levels).

— I/O performance of >416 MHz for all user I/Os.

— Over 1.5 million usable system gates.

— Meets multiple I/O interface standards.

— 1.5 V operation (30% less power than 1.8 V oper-

ation) translates to greater performance.

— Embedded block RAM (EBR) for onboard stor-

age and buffer needs.

— Built-in system components including an internal

system bus, eight PLLs, and microprocessor

interface.

s

Traditional I/O selections.

— LVTTL and LVCMOS (3.3 V, 2.5 V, and 1.8 V)

I/Os.

— Per pin-selectable I/O clamping diodes provide

3.3 V PCI compliance.

— Individually programmable drive capability.

24 mA sink/12 mA source, 12 mA sink/6 mA

source, or 6 mA sink/3 mA source.

— Two slew rates supported (fast and slew-limited).

— Fast-capture input latch and input flip-flop (FF)/

latch for reduced input setup time and zero hold

time.

— Fast open-drain drive capability.

— Capability to register 3-state enable signal.

— Off-chip clock drive capability.

— Two-input function generator in output path.

s

New programmable high-speed I/O.

— Single-ended: GTL, GTL+, PECL, SSTL3/2

(class I & II), HSTL (Class I, III, IV), zero-bus

turn-around (ZBT*), and double data rate (DDR).

— Double-ended: LDVS, bused-LVDS, LVPECL.

— Customer defined: Ability to substitute arbitrary

standard-cell I/O to meet fast moving standards.

s

New capability to (de)multiplex I/O signals.

— New DDR on both input and output at rates up to

311 MHz (622 MHz effective rate).

— Used to implement emerging RapidIO† back-

plane interface specification.

— New 2x and 4x downlink and uplink capability per

I/O (i.e., 104 MHz internal to 416 MHz I/O).

s

Enhanced twin-quad programmable function unit

(PFU).

— Eight 16-bit look-up tables (LUTs) per PFU.

— Nine user registers per PFU, one following each

LUT and organized to allow two nibbles to act

independently, plus one extra for arithmetic

carry/borrow operations.

* ZBT is a trademark of Integrated Device Technologies Inc.

† RapidIO is a trademark of Motorola, Inc.

Table 1. ORCA Series 4—Available FPGA Logic

† The usable gate counts range from a logic-only gate count to a gate count assuming 20% of the PFUs/SLICs being used as RAMs. The

logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU), and

12 gates per SLIC/FF pair (one per PFU). Each of the four PIO groups are counted as 16 gates (three FFs, fast-capture latch, output logic,

CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or

512 gates) per PFU. Embedded block RAM (EBR) is counted as four gates per bit plus each block has an additional 25k gates. 7k gates

are used for each PLL and 50k gates for the embedded system bus and microprocessor interface logic. Both the EBR and PLLs are con-

servatively utilized in the gate count calculations.

Note: Devices are not pinout compatible with ORCA Series 2/3.

Device

Columns

Rows

PFUs

User I/O

LUTs

EBR

Blocks

EBR Bits (k)

Usable†

Gates (k)

OR4E2

26

24

624

400

4992

8

74

260—470

OR4E4

36

1296

576

10368

12

111

400—720

OR4E6

46

44

2024

720

16,192

16

148

530—970

OR4E10

60

56

3360

928

26,880

20

185

740—1350

OR4E14

70

66

4620

1088

36,960

24

222

930—1700

Аналогичный номер детали - OR4E2

производитель	номер детали	датащи	подробное описание детали
Lattice Semiconductor	OR4E02	2Mb / 152P	ORCASeries 4 FPGAs
	OR4E02-1BA352C	2Mb / 152P	ORCASeries 4 FPGAs
	OR4E02-1BA352I	2Mb / 152P	ORCASeries 4 FPGAs
	OR4E02-1BM416C	2Mb / 152P	ORCASeries 4 FPGAs
	OR4E02-1BM416I	2Mb / 152P	ORCASeries 4 FPGAs

More results

Аналогичное описание - OR4E2

производитель	номер детали	датащи	подробное описание детали
List of Unclassifed Man...	OR2C04A	3Mb / 192P	Field-Programmable Gate Arrays
ATMEL Corporation	AT6000	591Kb / 28P	Coprocessor Field Programmable Gate Arrays
Lattice Semiconductor	OR2C04A	3Mb / 192P	Field-Programmable Gate Arrays
Agere Systems	OR3C80-4PS240	4Mb / 210P	3C and 3T Field-Programmable Gate Arrays June 1999
Texas Instruments	TPC10	3Mb / 69P	CMOS FIELD-PROGRAMMABLE GATE ARRAYS
List of Unclassifed Man...	ATT3000	498Kb / 80P	Field-Programmable Gate Arrays
Xilinx, Inc	DS022-1	89Kb / 5P	Field Programmable Gate Arrays
	XC4000	221Kb / 22P	Third Generation Field-Programmable Gate Arrays
	XC4036XLA	141Kb / 14P	XC4000XLA/XV Field Programmable Gate Arrays
	DS022	1Mb / 233P	Field Programmable Gate Arrays

More results

OR4E2 датащи(PDF) 1 Page - Agere Systems

OR4E2 датащи(HTML) 1 Page - Agere Systems

Аналогичный номер детали - OR4E2

Аналогичное описание - OR4E2

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL