MFRC63002R datasheet(62/118 Pages) NXP

62 / 118 page

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 3.1 — 6 September 2012

227531

62 of 118

NXP Semiconductors

MFRC630

Contactless reader IC

9.5.3 IRQ0En register

Interrupt request enable register for IRQ0. This register allows to define if an interrupt

request is processed by the MFRC630.

9.5.4 IRQ1En

Interrupt request enable register for IRQ1.

Table 54.

IRQ1 bits

Bit

Symbol

Description

Set

1: writing a 1 to a bit position 5..0 sets the interrupt request

0: Writing a 1 to a bit position 5..0 clears the interrupt request

GlobalIrq

Set, if an enabled Irq occurs.

LPCD_Irq

Set if a card is detected in Low-power card detection sequence.

Timer4Irq

Set to logic 1 when Timer4 has an underflow.

Timer3Irq

Set to logic 1 when Timer3 has an underflow.

Timer2Irq

Set to logic 1 when Timer2 has an underflow.

Timer1Irq

Set to logic 1 when Timer1 has an underflow.

Timer0Irq

Set to logic 1 when Timer0 has an underflow.

Table 55.

IRQ0En register (address 08h)

Bit

Symbol

Irq_Inv

Hi AlertIrqEn

LoAlertIrqEn

IdleIrqEn

TxIrqEn

RxIrqEn

ErrIrqEn

RxSOFIrqEn

Access

rights

r/w

Table 56.

IRQ0En bits

Bit

Symbol

Description

Irq_Inv

Set to one the signal of the IRQ pin is inverted

Hi AlerIrqEn

Set to logic 1, it allows the High Alert interrupt Request (indicated by the

bit HiAlertIrq) to be propagated to the GlobalIrq

Lo AlertIrqEn

Set to logic 1, it allows the Low Altert Interrupt Request (indicated by the

bit LoAlertIrq) to be propagated to the GlobalIrq

IdleIrqEn

Set to logic 1, it allows the Idle interrupt request (indicated by the bit

IdleIrq) to be propagated to the GlobalIrq

TxIRqEn

Set to logic 1, it allows the transmitter interrupt request (indicated by the

bit TxtIrq) to be propagated to the GlobalIrq

RxIRqEn

Set to logic 1, it allows the receiver interrupt request (indicated by the bit

RxIrq) to be propagated to the GlobalIrq

ErrIRqEn

Set to logic 1, it allows the Error interrupt request (indicated by the bit

ErrorIrq) to be propagated to the GlobalIrq

RxSOFIrqEn

Set to logic 1, it allows the RxSOF interrupt request (indicated by the bit

RxSOFIrq) to be propagated to the GlobalIrq

MFRC63002R датащи(PDF) 62 Page - NXP Semiconductors

MFRC63002R датащи(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL