| поискавой системы для электроныых деталей |
|
MFRC63002R датащи(PDF) 47 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFRC63002R датащи(HTML) 47 Page - NXP Semiconductors |
|
47 / 118 page ![]() MFRC630 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet COMPANY PUBLIC Rev. 3.1 — 6 September 2012 227531 47 of 118 NXP Semiconductors MFRC630 Contactless reader IC To leave the modem off mode clears the ModemOff bit in the register Control. 8.9.3 Low-Power Card Detection (LPCD) The low-power card detection is an energy saving modus when the MFRC630 is not fully powered permanently. The LPCD works in two phases. First the standby phase is controlled by the wake-up counter (WUC), which defines the duration of the standby of the MFRC630. Second phase is the detection-phase. In this phase the values of the I and Q channel are detected and stored in the register map. (LPCD_I_Result, LPCD_Q_Result).This time period can be handled with Timer3. The value is compared with the min/max values in the registers (LPCD_IMin, LPCD_IMax; LPCD_QMin, LPCD_QMax). If it exceeds the limits, a LPCDIrq is raised. After the command LPCD the standby of the MFRC630 is activated, if selected. The wake-up Timer4 can activate the system after a given time. For the LPCD it is recommended to set T4AutoWakeUp and T4AutoRestart, to start the timer and then go to standby. If a card is detected the timer stops and the communication can be started. If T4AutoWakeUp is not set, the IC will not enter Standby mode in case no card is detected. 8.9.4 Reset and start-up time A 10 s constant high level at the PDOWN pin starts the internal reset procedure. The following figure shows the internal voltage regulator: This internal procedure consists of two phases: • Power on reset • Startup time When the MFRC630 has finished this two phases the reader IC is in Full mode and is ready to be used. Refer to Section 13.1 “Timing characteristics” Fig 28. Internal PDown to voltage regulator logic 001aan360 PVDD PDown VSS GLITCH FILTER INTERNAL VOLTAGE REGULATOR VDD VSS 1.8 V 1.8 V AVDD DVDD |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |