 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
IMX53CEC датащи(PDF) 92 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53CEC датащи(HTML) 92 Page - Freescale Semiconductor, Inc |
|
|
92 / 204 page  i.MX53xD Applications Processors for Consumer Products, Rev. 2 92 Freescale Semiconductor Electrical Characteristics 4.7.8.6.3 TFT Panel Sync Pulse Timing Diagrams Figure 48 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All the parameters shown in the figure are programmable. All controls are started by corresponding internal events—local start points. The timing diagrams correspond to inverse polarity of the IPP_DISP_CLK signal and active-low polarity of the HSYNC, VSYNC, and DRDY signals. Figure 48. TFT Panels Timing Diagram—Horizontal Sync Pulse Figure 49 depicts the vertical timing (timing of one frame). All parameters shown in the figure are programmable. Figure 49. TFT Panels Timing Diagram—Vertical Sync Pulse DI clock VSYNC HSYNC DRDY D0 D1 IP5o IP13o IP9o IP8o IP8 IP9 Dn IP10 IP7 IP5 IP6 IPP_DISP_CLK IPP_DATA IP14 VSYNC HSYNC DRDY Start of frame End of frame IP12 IP15 IP13 IP11 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
