поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX53CEC датащи(PDF) 64 Page - Freescale Semiconductor, Inc

номер детали IMX53CEC
подробное описание детали  Applications Processors for Consumer Products
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX53CEC датащи(HTML) 64 Page - Freescale Semiconductor, Inc

Back Button IMX53CEC Datasheet HTML 60Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 61Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 62Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 63Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 64Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 65Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 66Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 67Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 68Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 204 page
background image
i.MX53xD Applications Processors for Consumer Products, Rev. 2
64
Freescale Semiconductor
Electrical Characteristics
MAXC
O
Output max. delay from
internal driving ADDR/control
FFs to chip outputs.
10
—
—
ns
MAXC
SO
Output max. delay from CSx
internal driving FFs to CSx
out.
10
—
—
MAXDI
DATA MAXIMUM delay from
chip input data to its internal
FF
5—
—
WE43
Input Data Valid to CSx_B
Invalid
MAXCO - MAXCSO + MAXDI
MAXCO -
MAXCSO +
MAXDI
—ns
WE44
CSx_B Invalid to Input Data
invalid
00
—
ns
WE45
CSx_B Valid to BEy_B Valid
(Write access)
WE12 - WE6 + (WBEA - CSA)
—
3 + (WBEA - CSA)
ns
WE46
BEy_B Invalid to CSx_B
Invalid (Write access)
WE7 - WE13 + (WBEN -
CSN)
—
-3 + (WBEN - CSN)
ns
MAXD
TI
DTACK MAXIMUM delay from
chip dtack input to its internal
FF + 2 cycles for
synchronization
——
—
WE47
Dtack Active to CSx_B Invalid
MAXCO - MAXCSO +
MAXDTI
MAXCO -
MAXCSO +
MAXDTI
—ns
WE48
CSx_B Invalid to Dtack
invalid
00
—
ns
1 Parameters WE4... WE21 value see column BCD = 0 in Table 39
2 All config. parameters (CSA,CSN,WBEA,WBEN,ADVA,ADVN,OEN,OEA,RBEA & RBEN) are in cycle units.
3 CS Assertion. This bit field determines when CS signal is asserted during read/write cycles.
4 CS Negation. This bit field determines when CS signal is negated during read/write cycles.
5 t is axi_clk cycle time.
6 BE Assertion. This bit field determines when BE signal is asserted during read cycles.
7 BE Negation. This bit field determines when BE signal is negated during read cycles.
Table 40. EIM Asynchronous Timing Parameters Table Relative Chip Select
Ref
No.
Parameter
Determination by
Synchronous measured
parameters 12
Min
Max
(If 133 Mhz is
supported by
SOC)
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com