поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX53CEC датащи(PDF) 57 Page - Freescale Semiconductor, Inc

номер детали IMX53CEC
подробное описание детали  Applications Processors for Consumer Products
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX53CEC датащи(HTML) 57 Page - Freescale Semiconductor, Inc

Back Button IMX53CEC Datasheet HTML 53Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 54Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 55Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 56Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 57Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 58Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 59Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 60Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 61Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 204 page
background image
Electrical Characteristics
i.MX53xD Applications Processors for Consumer Products, Rev. 2
Freescale Semiconductor
57
4.6.6.4
Examples of EIM Synchronous Accesses
Figure 18 to Figure 21 provide few examples of basic EIM accesses to external memory devices with the
timing parameters mentioned previously for specific control parameters settings.
Figure 18. Synchronous Memory Read Access, WSC=1
1 t is the maximal EIM logic (axi_clk) cycle time. The maximum allowed axi_clk frequency is 133 MHz, whereas the maximum
allowed BCLK frequency is 104 MHz. As a result, if BCD = 0, axi_clk must be
≤ 104 MHz. If BCD = 1, then 133 MHz is
allowed for axi_clk, resulting in a BCLK of 66.5 MHz. When the clock branch to EIM is decreased to 104 MHz, other busses
are impacted which are clocked from this source. See the CCM chapter of the i.MX53 Reference Manual for a detailed clock
tree description.
2 BCLK parameters are being measured from the 50% point, that is, high is defined as 50% of signal value and low is defined
as 50% as signal value.
3 For signal measurements “High” is defined as 80% of signal value and “Low” is defined as 20% of signal value.
Last Valid Address
Address v1
D(v1)
BCLK
ADDR
DATA
WE_B
ADV_B
OE_B
BEy_B
CSx_B
WE4
WE5
WE6
WE7
WE10
WE11
WE13
WE12
WE14
WE15
WE18
WE19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com