поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX53CEC датащи(PDF) 80 Page - Freescale Semiconductor, Inc

номер детали IMX53CEC
подробное описание детали  Applications Processors for Consumer Products
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX53CEC датащи(HTML) 80 Page - Freescale Semiconductor, Inc

Back Button IMX53CEC Datasheet HTML 76Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 77Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 78Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 79Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 80Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 81Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 82Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 83Page - Freescale Semiconductor, Inc IMX53CEC Datasheet HTML 84Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 204 page
background image
i.MX53xD Applications Processors for Consumer Products, Rev. 2
80
Freescale Semiconductor
Electrical Characteristics
.
Figure 39. MII Transmit Signal Timing Diagram
4.7.5.3
MII Async Inputs Signal Timing (FEC_CRS and FEC_COL)
Table 54 lists MII asynchronous inputs signal timing information. Figure 40 shows MII asynchronous
input timings listed in Table 54.
.
Figure 40. MII Async Inputs Timing Diagram
4.7.5.4
MII Serial Management Channel Timing (FEC_MDIO and FEC_MDC)
Table 55 lists MII serial management channel timings. Figure 41 shows MII serial management channel
timings listed in Table 55. The MDC frequency should be equal to or less than 2.5 MHz to be compliant
with the IEEE 802.3 MII specification. However, the FEC can function correctly with a maximum MDC
frequency of 15 MHz.
Table 54. MII Async Inputs Signal Timing
Num
Characteristic 1
1 Test conditions: 25pF on each output signal.
Min
Max
Unit
M92
2 FEC_COL has the same timing in 10 Mbit 7-wire interface mode.
FEC_CRS to FEC_COL minimum pulse width
1.5
—
FEC_TX_CLK period
Table 55. MII Transmit Signal Timing
ID
Characteristics1
Min
Max
Unit
M10
FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)
0
—
ns
M11
FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)
—
5
ns
M12
FEC_MDIO (input) to FEC_MDC rising edge setup
18
—
ns
FEC_TX_CLK (input)
FEC_TXD[3:0] (outputs)
FEC_TX_EN
FEC_TX_ER
M7
M8
M5
M6
FEC_CRS, FEC_COL
M9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com