поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8315ECVRAGDA датащи(PDF) 95 Page - Freescale Semiconductor, Inc

номер детали MPC8315ECVRAGDA
подробное описание детали  PowerQUICC??II Pro Processor Hardware Specifications
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8315ECVRAGDA датащи(HTML) 95 Page - Freescale Semiconductor, Inc

Back Button MPC8315ECVRAGDA Datasheet HTML 91Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 96Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 97Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 98Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 99Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 112 page
background image
MPC8315E PowerQUICCII Pro Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
95
Package and Pin Listings
XPADVSS
P5, P9, V3
I
Notes:
1. This pin is an open drain signal. A weak pull-up resistor (1 k
Ω) should be placed on this pin to NVDD.
2. This pin is an open drain signal. A weak pull-up resistor (2–10 k
Ω) should be placed on this pin to NVDD.
3. This output is actively driven during reset rather than being three-stated during reset.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
6. This pin must always be tied to VSS.
7. Thermal sensitive resistor.
8. This pin should be
connected to USB_VSSA_BIAS through 10K precision resistor.
9. The LB_POR_CFG_BOOT_ECC functionality for this pin is only available in MPC8315E revision 1.1. The
LB_POR_CFG_BOOT_ECC is sampled only during the PORESET negation. This pin with an internal pull down resistor
enables the ECC by default. To disable the ECC an external strong pull up resistor or a tri-state buffer is needed.
10.This pin should be connected to an external 2.7 K ±1% resistor connected to VSS. The resistor should be placed as close as
possible to the input.
Table 70. MPC8315E TEPBGA II Pinout Listing (continued)
Signal
Package Pin Number
Pin Type
Power
Supply
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com