поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC9RS08KA2 датащи(PDF) 80 Page - Freescale Semiconductor, Inc

номер детали SC9RS08KA2
подробное описание детали  RS08 Microcontrollers
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC9RS08KA2 датащи(HTML) 80 Page - Freescale Semiconductor, Inc

Back Button SC9RS08KA2 Datasheet HTML 76Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 77Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 78Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 79Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 80Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 81Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 82Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 83Page - Freescale Semiconductor, Inc SC9RS08KA2 Datasheet HTML 84Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 134 page
background image
Internal Clock Source (RS08ICSV1)
SC9RS08KA2 Series Data Sheet, Rev. 1
80
Freescale Semiconductor
9.4
Functional Description
9.4.1
Operational Modes
The states of the ICS are shown as a state diagram and are described in this section. The arrows indicate
the allowed movements between the states.
Figure 9-7. Clock Switching Modes
9.4.1.1
FLL Engaged Internal (FEI)
FLL engaged internal (FEI) is the default mode of operation out of any reset and is entered when CLKS is
written to 0.
In FLL engaged internal mode, the ICSOUT clock is derived from the FLL clock, which is controlled by
the internal reference clock. The FLL loop will lock the frequency to 512 times the filter frequency.
9.4.1.2
FLL Bypassed Internal (FBI)
The FLL bypassed internal (FBI) mode is entered when CLKS is written to 1 and LP bit is a 0.
In FLL bypassed internal mode, the ICSOUT clock is derived from the internal reference clock. The FLL
clock is controlled by the internal reference clock, and the FLL loop will lock the FLL frequency to 512
times the filter frequency.
9.4.1.3
FLL Bypassed Internal Low Power (FBILP)
The FLL bypassed internal low power (FBILP) mode is entered when CLKS is written to 1 and LP = 1.
In FLL bypassed internal low power mode, the ICSOUT clock is derived from the internal reference clock
and the FLL is disabled.
FLL Bypassed
Internal Low
Power(FBILP)
CLKS=0
1 ICS enters its Stop state when MCU enters stop, FLL is always disabled. ICS returns to the state that
was active before MCU entered stop, unless a reset occurs while in stop.
2 If IREFSTEN is set when MCU enters stop, the ICSIRCLK remains running.
FLL Engaged
Internal (FEI)
FLL Bypassed
Internal (FBI)
CLKS=1
LP=0
CLKS=1
LP=1
Stop1, 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com