SC9RS08KA2 datasheet(38/134 Pages) FREESCALE

38 / 134 page

Chapter 5 Resets, Interrupts, and General System Control

SC9RS08KA2 Series Data Sheet, Rev. 1

Freescale Semiconductor

for applications requiring more accurate real-time interrupts. The RTICLKS bit in SRTISC is used to select

the RTI clock source. Both the1-kHz and 32-kHz clock sources for the RTI can be used when the MCU is

in run, wait or stop mode. For the 32-kHz clock source to run in stop, the LVDE and LVDSE bits in the

SPMSC1 must both be set before entering stop.

The SRTISC register includes a read-only status flag, a write-only acknowledge bit, and a 3-bit control

value (RTIS) used to select one of seven wakeup periods or disable RTI. The RTI has a local interrupt

enable, RTIE, to allow masking of the real-time interrupt. The RTI can be disabled by writing each bit of

RTIS to 0s, and no interrupts will be generated. See Section 5.8.4, “System Real-Time Interrupt Status and

Control Register (SRTISC),” for detailed information about this register.

5.8

Reset, Interrupt, and System Control Registers and Control Bits

Refer to the direct-page register summary in Chapter 4, “Memory,” for the absolute address assignments

for all registers. This section refers to registers and control bits only by their names. A Freescale-provided

equate or header file is used to translate these names into the appropriate absolute addresses.

Some control bits in the SOPT register are related to modes of operation. Although brief descriptions of

these bits are provided here, the related functions are discussed in greater detail in Chapter 3, “Modes of

Operation”.

5.8.1

System Reset Status Register (SRS)

This high page register includes read-only status flags to indicate the source of the most recent reset. When

a debug host forces reset by the BDC_RESET command, all of the status bits in SRS will be cleared.

Writing any value to this register address clears the COP watchdog timer without affecting the contents of

this register. The reset state of these bits depends on what caused the MCU to reset.

Figure 5-1. System Reset Status (SRS)

765

432

POR

COP

ILOP

ILAD

LVD

Writing any value to SRS address clears COP watchdog timer.

POR:

000

001

LVR:

000

001

Any other

reset:

Note 1

1. Any of these reset sources that are active at the time of reset entry will cause the corresponding bit(s) to be set; bits

corresponding to sources that are not active at the time of reset entry will be cleared.

SC9RS08KA2 датащи(PDF) 38 Page - Freescale Semiconductor, Inc

SC9RS08KA2 датащи(HTML) 38 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL