AD9522-5SLASHPCBZ datasheet(35/76 Pages) AD

35 / 76 page

AD9522-5

Rev. 0 | Page 35 of 76

When in holdover mode, the charge pump stays in a high

impedance state as long as there is no reference clock present.

As in the external holdover mode, the B counter (in the N divider)

is reset synchronously with the charge pump leaving the high

impedance state on the reference path PFD event. This helps

align the edges out of the R and N dividers for faster settling of

the PLL and reduces frequency errors during settling. Because

the prescaler is not reset, this feature works best when the B and

R numbers are close because this results in a smaller phase

difference for the loop to settle out.

After leaving holdover, the loop then reacquires lock and the

LD pin must go high (if 0x01D[3] = 1) before it can reenter

holdover.

The holdover function always responds to the state of the

currently selected reference (0x01C). If the loop loses lock

during a reference switchover (see the Reference Switchover

section), holdover is triggered briefly until the next reference

clock edge at the PFD.

The following registers affect the automatic/internal holdover

function:

•

0x018[6:5]—lock detect counter. This changes how many

consecutive PFD cycles with edges inside the lock detect

window are required for the DLD indicator to indicate

lock. This impacts the time required before the LD pin can

begin to charge, as well as the delay from the end of a

holdover event until the holdover function can be

reengaged.

•

0x018[3]—disable digital lock detect. This bit must be set

to 0 to enable the DLD circuit. Internal/automatic holdover

does not operate correctly without the DLD function enabled.

•

0x01A[5:0]—lock detect pin control. Set this to 000100b to

put it in the current source lock detect mode if using the

LD pin comparator. Load the LD pin with a capacitor of an

appropriate value.

•

0x01D[3]—enable LD pin comparator. 1 = enable; 0 =

disable. When disabled, the holdover function always

senses the LD pin as high.

•

0x01D[1]—external holdover control.

•

0x01D[0]—enable holdover. If holdover is disabled, both

external and automatic/internal holdover are disabled.

In the following example, automatic holdover is configured with

•

Automatic reference switchover, prefer REF1.

•

Digital lock detect: five PFD cycles, high range window.

•

Automatic holdover using the LD pin comparator.

The following registers are set (in addition to the normal PLL

registers):

•

0x018[6:5] = 00b; lock detect counter = five cycles.

•

0x018[4] = 0b; digital lock detect window = high range.

•

0x018[3] = 1b; disable DLD normal operation.

•

0x01A[5:0] = 000100b; program LD pin control to current

source lock detect mode.

•

0x01C[4] = 1b; enable automatic switchover.

•

0x01C[3] = 0b; prefer REF1.

•

0x01C[2:1] = 11b; enable REF1 and REF2 input buffers.

•

0x01D[3] = 1b; enable LD pin comparator.

•

0x01D[1] = 0b; disable external holdover mode and use

automatic/internal holdover mode.

•

0x01D[0] = 1b; enable holdover.

Frequency Status Monitors

The AD9522 contains three frequency status monitors that are

used to indicate if the PLL reference (or references in the case of

single-ended mode) and the VCO have fallen below a threshold

frequency. Figure 35 is a diagram that shows their location in

the PLL.

The PLL reference monitors have two threshold frequencies:

normal and extended (see Table 14). The reference frequency

monitor thresholds are selected in 0x01F.

AD9522-5/PCBZ датащи(PDF) 35 Page - Analog Devices

AD9522-5/PCBZ датащи(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

датащи скачать

ссылки URL