7721 datasheet(104/577 Pages) RENESAS

104 / 577 page

7721 Group User’s Manual

7–7

INTERRUPTS

7.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to “1,” all maskable interrupts

are disabled; when this flag is cleared to “0,” those interrupts are enabled. Because this flag is set to “1”

at reset, clear this flag to “0” when enabling interrupts.

7.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to “1.” This bit remains set to “1” until the interrupt request

is accepted; it is cleared to “0” when the interrupt request is accepted.

This bit can also be set to “0” or “1” by software.

____

The INTi interrupt request bit (i = 0 to 2) is ignored when the INTi interrupt is used with level sense.

7.3.3 Interrupt priority level select bits and processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt.

When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority

level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition.

Accordingly, an interrupt can be disabled by setting its interrupt priority level to 0.

Each interrupt priority level > Processor interrupt priority level (IPL)

Table 7.3.1 lists the setting of interrupt priority level, and Table 7.3.2 lists the interrupt enabled level

corresponding to IPL contents.

The interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt

priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are

accepted only when the following conditions are satisfied.

•Interrupt disable flag (I) = “0”

•Interrupt request bit = “1”

•Interrupt priority level > Processor interrupt priority level (IPL)

7.3 Interrupt control

7721 датащи(PDF) 104 Page - Renesas Technology Corp